Patents by Inventor Choong-Hyun Lee
Choong-Hyun Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240357799Abstract: There is provided a semiconductor memory device capable of improving performance and reliability of an element. The semiconductor memory device includes a substrate including a cell region and a peripheral region, a cell region isolation layer in the substrate, isolating the cell region from the peripheral region, an isolation active region surrounded by the cell region isolation layer, a bit line structure on the cell region, including a cell conductive line and a cell gate electrode in the substrate of the cell region, crossing the cell conductive line.Type: ApplicationFiled: November 14, 2023Publication date: October 24, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Choong Hyun LEE, Joon Cheol KIM, Kang-Uk KIM, Jin A KIM, Byoung Wook JANG, Young-Seung CHO
-
Publication number: 20240303476Abstract: A neural network system includes a neural network circuit including first memory cells arranged in an array; and a self-referencing circuit electrically connected to a row line or a column line of the neural network circuit and configured to apply current to the connected row line or column line so that a plurality of target memory cells have preset target weights, wherein the target memory cells include all memory cells positioned on the row line or the column line to which the self-referencing circuit is connected.Type: ApplicationFiled: March 6, 2024Publication date: September 12, 2024Applicant: PEBBLE SQUARE, INC.Inventor: Choong Hyun LEE
-
Publication number: 20240107751Abstract: A semiconductor memory device is provided. The semiconductor memory device comprises a substrate including a cell region having an active region defined by a cell element isolation layer, a peripheral region near the cell region, and a boundary region between the cell region and the peripheral region. The device includes a word line structure in the substrate and extending in a first direction, a bit line structure on the substrate extending from the cell region to the boundary region in a second direction that crosses the first direction, including first and second cell conductive layers sequentially stacked on the substrate, and a bit line contact between the substrate and the bit line structure and connecting the substrate with the bit line structure. The second cell conductive layer in the boundary region is thicker than the second cell conductive layer in the cell region.Type: ApplicationFiled: July 14, 2023Publication date: March 28, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Jin A KIM, Kang-Uk KIM, Sang Hoon MIN, Choong Hyun LEE
-
Publication number: 20240052488Abstract: Provided is a feeding block for transferring a process gas to a process chamber, the feeding block including a body, a first annular channel provided in the body, at least one first supply channel extending from an outer surface of the body to the first annular channel to supply a first process gas to the first annular channel, and at least one first discharge channel extending from the first annular channel to an outer surface of the body to discharge the first process gas in the first annular channel to an outside, wherein the body is provided as a single member such that the first supply channel, the first annular channel, and the first discharge channel have continuous inner surfaces.Type: ApplicationFiled: August 9, 2023Publication date: February 15, 2024Applicant: WONIK IPS CO., LTD.Inventors: Choong Hyun LEE, Chong Hwan JONG, Dong Bum KANG
-
Patent number: 11804371Abstract: Provided is a substrate treatment apparatus including a treatment container equipped with a conductive member. The conductive member is made of a material having a lower resistivity than that of the treatment container. The conductive member prevents a rise of an electric potential of the treatment container, which is caused by charging during treatment of a substrate, thereby preventing the substrate from being contaminated and damaged by particles and electrostatic arcing.Type: GrantFiled: July 2, 2020Date of Patent: October 31, 2023Assignee: SEMES CO., LTD.Inventors: Do Yeon Kim, Se Hoon Oh, Won Geun Kim, Ju Mi Lee, Ho Jong Hwang, Pil Kyun Heo, Hyun Yoon, Choong Hyun Lee, Hyun Goo Park
-
Publication number: 20220157644Abstract: A substrate supporting assembly includes a susceptor plate including at least one substrate seat, and a plurality of gas flow lines for supplying a lifting gas, an acceleration gas, and a deceleration gas to the substrate seat, and at least one satellite on the at least one substrate seat and including an upper surface, and a lower surface where a rotation pattern for receiving a rotational force and a braking force from the acceleration gas and the deceleration gas is provided. The at least one satellite is lifted from the at least one substrate seat by the lifting gas supplied from the at least one substrate seat, is rotated relative to the susceptor plate by the acceleration gas supplied in a forward direction of rotation, to rotate the substrate, and is decelerated or stopped by the deceleration gas supplied in a reverse direction of rotation.Type: ApplicationFiled: November 5, 2021Publication date: May 19, 2022Applicant: WONIK IPS CO., LTD.Inventors: Hyun Jong LEE, Chong Hwan JONG, Ho Jin NAM, Choong hyun LEE, Eo jin KWON
-
Publication number: 20210013029Abstract: Provided is a substrate treatment apparatus including a treatment container equipped with a conductive member. The conductive member is made of a material having a lower resistivity than that of the treatment container. The conductive member prevents a rise of an electric potential of the treatment container, which is caused by charging during treatment of a substrate, thereby preventing the substrate from being contaminated and damaged by particles and electrostatic arcing.Type: ApplicationFiled: July 2, 2020Publication date: January 14, 2021Applicant: SEMES CO., LTD.Inventors: Do Yeon KIM, Se Hoon OH, Won Geun KIM, Ju Mi LEE, Ho Jong HWANG, Pil Kyun HEO, Hyun YOON, Choong Hyun LEE, Hyun Goo PARK
-
Patent number: 10109710Abstract: A semiconductor device having a channel region that is formed in a germanium layer and has a first conductive type, and a source region and a drain region that are formed in the germanium layer and have a second conductive type different from the first conductive type, wherein an oxygen concentration in the channel region is less than an oxygen concentration in a junction interface between at least one of the source region and the drain region and a region that surrounds the at least one of the source region and the drain region and has the first conductive type.Type: GrantFiled: November 2, 2015Date of Patent: October 23, 2018Assignee: Japan Science and Technology AgencyInventors: Akira Toriumi, Choong-hyun Lee, Tomonori Nishimura
-
Publication number: 20180016194Abstract: Disclosed is a method for producing a carbide derived carbon layer with a dimple pattern. The method includes forming a dimple pattern on the surface of a carbide ceramic material and forming a carbide derived carbon layer thereon. Also disclosed is a carbide derived carbon layer with a dimple pattern produced by the method. The carbide derived carbon layer with dimple pattern has high wear resistance, good adhesion to a machine part, and excellent frictional characteristics. The carbide derived carbon layer can be applied to various fields, such as coating of carbide coated and carbide materials. Particularly, the carbide derived carbon layer is suitable for coating of machine parts (e.g., sliding parts, mechanical seals, piston rings, and compressor vanes) where excellent mechanical properties are needed.Type: ApplicationFiled: June 29, 2017Publication date: January 18, 2018Applicant: Korea University Research and Business FoundationInventors: Dae-Soon Lim, Eung-Seok Lee, Tae Hyun Kim, Choong Hyun Lee, Young Kyun Lim
-
Publication number: 20170317170Abstract: A semiconductor device having a channel region that is formed in a germanium layer and has a first conductive type, and a source region and a drain region that are formed in the germanium layer and have a second conductive type different from the first conductive type, wherein an oxygen concentration in the channel region is less than an oxygen concentration in a junction interface between at least one of the source region and the drain region and a region that surrounds the at least one of the source region and the drain region and has the first conductive type.Type: ApplicationFiled: November 2, 2015Publication date: November 2, 2017Applicant: JAPAN SCIENCE AND TECHNOLOGY AGENCYInventors: Akira TORIUMI, Choong-hyun LEE, Tomonori NISHIMURA
-
Patent number: 9722026Abstract: A semiconductor structure includes: a germanium layer; and a first insulating film that is formed on an upper surface of the germanium layer, primarily contains germanium oxide and a substance having an oxygen potential lower than an oxygen potential of germanium oxide, and has a physical film thickness of 3 nm or less; wherein a half width of frequency to height in a 1 ?m square area of the upper surface of the germanium layer is 0.7 nm or less.Type: GrantFiled: June 6, 2014Date of Patent: August 1, 2017Assignee: JAPAN SCIENCE AND TECHNOLOGY AGENCYInventors: Akira Toriumi, Toshiyuki Tabata, Choong Hyun Lee, Tomonori Nishimura, Cimang Lu
-
Patent number: 9691620Abstract: A semiconductor structure includes: a germanium layer 30; and an insulating film that has a film 32 that includes a germanium oxide and is formed on the germanium layer and a high dielectric oxide film 34 that is formed on the film including the germanium oxide and has a dielectric constant higher than that of a silicon oxide, wherein: an EOT of the insulating film is 2 nm or less; and on a presumption that an Au acting as a metal film is formed on the insulating film, a leak current density is 10?5×EOT+4 A/cm2 or less in a case where a voltage of the metal film with respect to the germanium layer is applied from a flat band voltage to an accumulation region side by 1 V.Type: GrantFiled: April 18, 2013Date of Patent: June 27, 2017Assignee: Japan Science and Technology AgencyInventors: Akira Toriumi, Choong-hyun Lee
-
Patent number: 9647074Abstract: A method of manufacturing a semiconductor substrate includes: heat-treating a germanium layer 30 with an oxygen concentration of 1×1016 cm?3 or greater in a reducing gas atmosphere at 700° C. or greater. Alternatively, a method of manufacturing a semiconductor substrate includes heat-treating a germanium layer 30 having an oxygen concentration of 1×1016 cm?3 or greater in a reducing gas atmosphere so that the oxygen concentration decreases.Type: GrantFiled: October 10, 2014Date of Patent: May 9, 2017Assignee: JAPAN SCIENCE AND TECHNOLOGY AGENCYInventors: Akira Toriumi, Choong-hyun Lee, Tomonori Nishimura
-
Publication number: 20160276445Abstract: A method of manufacturing a semiconductor substrate includes: heat-treating a germanium layer 30 with an oxygen concentration of 1×1016 cm?3 or greater in a reducing gas atmosphere at 700° C. or greater. Alternatively, a method of manufacturing a semiconductor substrate includes heat-treating a germanium layer 30 having an oxygen concentration of 1×1016 cm?3 or greater in a reducing gas atmosphere so that the oxygen concentration decreases.Type: ApplicationFiled: October 10, 2014Publication date: September 22, 2016Applicant: JAPAN SCIENCE AND TECHNOLOGY AGENCYInventors: Akira TORIUMI, Choong-hyun LEE, Tomonori NISHIMURA
-
Publication number: 20160218182Abstract: A semiconductor structure includes: a germanium layer; and a first insulating film that is formed on an upper surface of the germanium layer, primarily contains germanium oxide and a substance having an oxygen potential lower than an oxygen potential of germanium oxide, and has a physical film thickness of 3 nm or less; wherein a half width of frequency to height in a 1 ?m square area of the upper surface of the germanium layer is 0.7 nm or less.Type: ApplicationFiled: June 6, 2014Publication date: July 28, 2016Applicant: JAPAN SCIENCE AND TECHNOLOGY AGENCYInventors: Akira TORIUMI, Toshiyuki TABATA, Choong Hyun LEE, Tomonori NISHIMURA, Cimang LU
-
Publication number: 20160081620Abstract: An apparatus includes: a receiving unit for receiving a sensor signal for a body of a user from a wearable apparatus; a controller for classifying a physical activity of the user as one of a plurality of predefined activity models based on the received sensor signal, and generating prediction information about the body of the user based on a result of the classifying and profile information about the user; and an output device for outputting health care information to the user based on the prediction information.Type: ApplicationFiled: September 18, 2015Publication date: March 24, 2016Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Rangavittal NARAYANAN, Vijay Narayan TIWARI, Saswata SAHOO, Mithun Manjnath NAYAK, Shankar M. VENKATESAN, Aloknath DE, Vivek JILLA, Choong-hyun LEE, Subramanian RAMAKRISHNAN, Ramachandran NARASIMHAMURTHY, Avinash PRASAD
-
Publication number: 20150228492Abstract: A semiconductor structure includes: a germanium layer 30; and an insulating film that has a film 32 that includes a germanium oxide and is formed on the germanium layer and a high dielectric oxide film 34 that is formed on the film including the germanium oxide and has a dielectric constant higher than that of a silicon oxide, wherein: an EOT of the insulating film is 2 nm or less; and on a presumption that an Au acting as a metal film is formed on the insulating film, a leak current density is 10?5×EOT+4 A/cm2 or less in a case where a voltage of the metal film with respect to the germanium layer is applied from a flat band voltage to an accumulation region side by 1 V.Type: ApplicationFiled: April 18, 2013Publication date: August 13, 2015Inventors: Akira Toriumi, Choong-hyun Lee
-
Patent number: 8604377Abstract: Disclosed is an automatic transfer switch. According to the exemplary embodiment of the present invention, the automatic transfer switch alternatively supplying power from a commercial power terminal and an emergency power terminal to load terminals by moving a pair of movable contactors, wherein at least one of the pair of movable contactors are integrally formed with the commercial power terminal or the emergency power terminal through a wire made of a flexible material.Type: GrantFiled: July 15, 2011Date of Patent: December 10, 2013Assignee: Vitzrotech Co., LtdInventors: Choong-Hyun Lee, Jung-Woo Lee
-
Patent number: 8519285Abstract: Provided is a one body-type power transfer switch, in which a disconnecting portion is integrally formed to reduce errors arisen due to accumulated assembly tolerance and simplify manufacturing processes, thereby improving operators' convenience. The one body-type power transfer switch includes a normal power terminal or an emergency power terminal, a module including a load terminal formed at a lower portion of a side of the module so as to be spaced apart from the normal power terminal or the emergency power terminal, wherein the module is formed using an injection molding method, and side walls are integrally formed to have insulating power.Type: GrantFiled: May 11, 2010Date of Patent: August 27, 2013Assignee: Vitzrotech Co., LtdInventors: No-Chun Park, Choong-Hyun Lee
-
Patent number: 8471163Abstract: Provided is a cover for protecting an upper end of a normal power terminal and an upper end of an emergency power terminal of an auto transfer switch. In this case, terminal covers are formed on the upper ends of the terminals to protect the terminals, thereby preventing operators from being hurt by electric shock.Type: GrantFiled: April 30, 2010Date of Patent: June 25, 2013Assignee: Vitzrotech Co., Ltd.Inventors: No-Chun Park, Choong-Hyun Lee