Patents by Inventor Chris Newburn
Chris Newburn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10977093Abstract: A system according one exemplary embodiment may receive instructions regarding a callee function that include a description of properties associated with arguments for the callee function, create a persistent representation of the callee function based on the received description of the callee function, receive instructions from a source describing a set of properties for a data collection, create a persistent representation of the data collection based on the set of properties for the data collection, receive an updated property for the data collection, and in response to receiving the updated property for the data collection: update the persistent representation of the callee function by associating the persistent representation of the callee function with the updated property of the data collection and update the persistent representation of the data collection by associating the persistent representation the data collection with the updated property of the data collection.Type: GrantFiled: August 28, 2019Date of Patent: April 13, 2021Assignee: Intel CorporationInventor: Chris Newburn
-
Patent number: 10684891Abstract: A system according to an exemplary embodiment receives an operand descriptor identifying characteristics of a set of data elements referenced by an operand to be accessed from a set of locations in a memory, wherein the operand descriptor describes an ordering of the set of data elements and respective locations in the memory for each respective data element in the set of data elements. The system further accesses the set of data elements in the memory based on the operand descriptor.Type: GrantFiled: July 13, 2016Date of Patent: June 16, 2020Assignee: Intel CorporationInventor: Chris Newburn
-
Patent number: 10572305Abstract: A system according to an exemplary embodiment receives a description of a first set of data elements referenced in a first operand, receives a description of a second set of data elements referenced in a second operand, selects a set of subsets of data elements that are included in both the first set of data elements and the second set of data elements, wherein selecting the set of subsets of data elements includes optimizing a size of the set of subsets of data elements, provides the set of subsets of data elements, and in response to a reference by the second operand that modifies the set of subsets of data elements, provides a respective mapping from each previous subset in the set of subsets to a respective new collection of subsets in the set of subsets.Type: GrantFiled: March 11, 2016Date of Patent: February 25, 2020Assignee: Intel CorporationInventor: Chris Newburn
-
Publication number: 20190384651Abstract: A system according one exemplary embodiment may receive instructions regarding a callee function that include a description of properties associated with arguments for the callee function, create a persistent representation of the callee function based on the received description of the callee function, receive instructions from a source describing a set of properties for a data collection, create a persistent representation of the data collection based on the set of properties for the data collection, receive an updated property for the data collection, and in response to receiving the updated property for the data collection: update the persistent representation of the callee function by associating the persistent representation of the callee function with the updated property of the data collection and update the persistent representation of the data collection by associating the persistent representation the data collection with the updated property of the data collection.Type: ApplicationFiled: August 28, 2019Publication date: December 19, 2019Inventor: Chris Newburn
-
Patent number: 10474510Abstract: A system according one exemplary embodiment may receive instructions regarding a callee function that include a description of properties associated with arguments for the callee function, create a persistent representation of the callee function based on the received description of the callee function, receive instructions from a source describing a set of properties for a data collection, create a persistent representation of the data collection based on the set of properties for the data collection, receive an updated property for the data collection, and in response to receiving the updated property for the data collection: update the persistent representation of the callee function by associating the persistent representation of the callee function with the updated property of the data collection and update the persistent representation of the data collection by associating the persistent representation the data collection with the updated property of the data collection.Type: GrantFiled: March 11, 2016Date of Patent: November 12, 2019Assignee: Intel CorporationInventor: Chris Newburn
-
Patent number: 10437649Abstract: An exemplary system according to various examples receives a function call including a plurality of operands, each operand in the plurality of operands comprising a set of data elements. The system identifies a plurality of actions associated with the function call and the plurality of operands, determines a set of dependencies among the plurality of actions for executing the actions using a set of computing resources, and presents the set of actions and the determined set of dependencies.Type: GrantFiled: March 11, 2016Date of Patent: October 8, 2019Assignee: Intel CorporationInventor: Chris Newburn
-
Patent number: 10387216Abstract: An exemplary system according to various examples receives a function call including a plurality of operands, each operand in the plurality of operands comprising a set of data elements. The system identifies a plurality of actions associated with the function call and the plurality of operands, determines a set of dependencies among the plurality of actions for executing the actions using a set of computing resources, and presents the set of actions and the determined set of dependencies.Type: GrantFiled: March 11, 2016Date of Patent: August 20, 2019Assignee: Intel CorporationInventor: Chris Newburn
-
Patent number: 9886328Abstract: A system according to one exemplary embodiment comprises: a processor; and memory coupled to the processor and storing instructions that, when executed by the processor, cause the system to: receive, by a software component operating on the system: a set of actions, an identification of a set of computing resources to associate with the set of actions, and a set of dependencies among the plurality of actions for executing the actions using the computing resources; associate the set of actions and data elements related to the set of actions, by the software component, with the set of computing resources; and order, by the software component, each respective action in the set of actions for execution on the computing resources.Type: GrantFiled: March 11, 2016Date of Patent: February 6, 2018Assignee: Intel CorporationInventor: Chris Newburn
-
Publication number: 20170262174Abstract: A system according to an exemplary embodiment receives an operand descriptor identifying characteristics of a set of data elements referenced by an operand to be accessed from a set of locations in a memory, wherein the operand descriptor describes an ordering of the set of data elements and respective locations in the memory for each respective data element in the set of data elements. The system further accesses the set of data elements in the memory based on the operand descriptor.Type: ApplicationFiled: July 13, 2016Publication date: September 14, 2017Inventor: Chris Newburn
-
Publication number: 20170262320Abstract: A system according to one exemplary embodiment comprises: a processor; and memory coupled to the processor and storing instructions that, when executed by the processor, cause the system to: receive, by a software component operating on the system: a set of actions, an identification of a set of computing resources to associate with the set of actions, and a set of dependencies among the plurality of actions for executing the actions using the computing resources; associate the set of actions and data elements related to the set of actions, by the software component, with the set of computing resources; and order, by the software component, each respective action in the set of actions for execution on the computing resources.Type: ApplicationFiled: March 11, 2016Publication date: September 14, 2017Inventor: Chris Newburn
-
Publication number: 20170262312Abstract: A system according to an exemplary embodiment receives a description of a first set of data elements referenced in a first operand, receives a description of a second set of data elements referenced in a second operand, selects a set of subsets of data elements that are included in both the first set of data elements and the second set of data elements, wherein selecting the set of subsets of data elements includes optimizing a size of the set of subsets of data elements, provides the set of subsets of data elements, and in response to a reference by the second operand that modifies the set of subsets of data elements, provides a respective mapping from each previous subset in the set of subsets to a respective new collection of subsets in the set of subsets.Type: ApplicationFiled: March 11, 2016Publication date: September 14, 2017Inventor: Chris Newburn
-
Publication number: 20170262319Abstract: An exemplary system according to various examples receives a function call including a plurality of operands, each operand in the plurality of operands comprising a set of data elements. The system identifies a plurality of actions associated with the function call and the plurality of operands, determines a set of dependencies among the plurality of actions for executing the actions using a set of computing resources, and presents the set of actions and the determined set of dependencies.Type: ApplicationFiled: March 11, 2016Publication date: September 14, 2017Inventor: Chris Newburn
-
Publication number: 20170262321Abstract: A system according one exemplary embodiment may receive instructions regarding a callee function that include a description of properties associated with arguments for the callee function, create a persistent representation of the callee function based on the received description of the callee function, receive instructions from a source describing a set of properties for a data collection, create a persistent representation of the data collection based on the set of properties for the data collection, receive an updated property for the data collection, and in response to receiving the updated property for the data collection: update the persistent representation of the callee function by associating the persistent representation of the callee function with the updated property of the data collection and update the persistent representation of the data collection by associating the persistent representation the data collection with the updated property of the data collection.Type: ApplicationFiled: March 11, 2016Publication date: September 14, 2017Inventor: Chris Newburn
-
Patent number: 8762694Abstract: Method, apparatus, and system for a programmable event-driven yield mechanism. The mechanism may disrupt processing of a program to deliver a yield event. The event may be treated as a fault-like yield event or a trap-like event. For a fault-like yield event, the faulting instruction is canceled before retirement and processor state is not updated before the yield event is delivered. For a trap-like yield event the instruction causing the trap is retired and the yield event is delivered on an interrupt boundary. Multiple pending yield events may be handled according to priority. Other embodiments are also described and claimed.Type: GrantFiled: March 31, 2006Date of Patent: June 24, 2014Assignee: Intel CorporationInventors: Xiang Zou, Hong Wang, Robert Knight, Robert Geva, Gautham Chinya, Scott Dion Rodgers, Chris Newburn, Bryant E. Bigbee, Per Hammarlund, Ittai Anati, Jim B. Crossland, John P. Shen
-
Patent number: 8037465Abstract: Thread-data affinity optimization can be performed by a compiler during the compiling of a computer program to be executed on a cache coherent non-uniform memory access (cc-NUMA) platform. In one embodiment, the present invention includes receiving a program to be compiled. The received program is then compiled in a first pass and executed. During execution, the compiler collects profiling data using a profiling tool. Then, in a second pass, the compiler performs thread-data affinity optimization on the program using the collected profiling data.Type: GrantFiled: September 30, 2005Date of Patent: October 11, 2011Assignee: Intel CorporationInventors: Xinmin Tian, Milind Girkar, David C. Sehr, Richard Grove, Wei Li, Hong Wang, Chris Newburn, Perry Wang, John Shen
-
Publication number: 20080046713Abstract: In one embodiment, the present invention includes a method for setting an entry in an override register corresponding to a processor feature to override a processor configuration setting for the processor feature and overriding the processor configuration setting for the processor feature using the entry. The entry may be set with a user-level application, for example.Type: ApplicationFiled: October 10, 2007Publication date: February 21, 2008Inventors: Edward Barragy, Chris Newburn
-
Publication number: 20070214342Abstract: Method, apparatus, and system for monitoring performance within a processing resource, which may be used to modify user-level software. Some embodiments of the invention pertain to an architecture to allow a user to improve software running on a processing resources on a per-thread basis in real-time and without incurring significant processing overhead.Type: ApplicationFiled: September 23, 2005Publication date: September 13, 2007Inventors: Chris Newburn, Robert Knight, Robert Geva, Dion Rodgers, Xiang Zou, Hong Wang, Bryant Bigbee, Ittai Anati
-
Publication number: 20070079294Abstract: In one embodiment, the present invention is directed to a system that includes an optimization unit to optimize a code segment, and a profiler coupled to the optimization unit. The optimization unit may include a compiler and a profile controller. Further, the profiler may be used to request programming of a channel with a scenario for collection of profile data during execution of the code segment. Other embodiments are described and claimed.Type: ApplicationFiled: September 30, 2005Publication date: April 5, 2007Inventors: Robert Knight, Chris Newburn, Anton Chernoff, Hong Wang, Xiang Zou, Robert Geva
-
Publication number: 20070079298Abstract: Thread-data affinity optimization can be performed by a compiler during the compiling of a computer program to be executed on a cache coherent non-uniform memory access (cc-NUMA) platform. In one embodiment, the present invention includes receiving a program to be compiled. The received program is then compiled in a first pass and executed. During execution, the compiler collects profiling data using a profiling tool. Then, in a second pass, the compiler performs thread-data affinity optimization on the program using the collected profiling data.Type: ApplicationFiled: September 30, 2005Publication date: April 5, 2007Inventors: Xinmin Tian, Milind Girkar, David Sehr, Richard Grove, Wei Li, Hong Wang, Chris Newburn, Perry Wang, John Shen
-
Publication number: 20060294347Abstract: Method, apparatus, and system for a programmable event driven yield mechanism that may activate other threads. The yield mechanism may allow triggering of a service thread that may execute currently with a main thread upon occurrence of an architecturally-defined condition. The service thread may be activated, in response to the condition, with limited intervention of an operating system. In one embodiment, an apparatus includes execution resources to execute a plurality of instructions and a monitor to detect an architecturally-defined condition. The apparatus may include an event handler to handle a yield event generated when the architecturally-defined condition has been detected. An architectural mechanism, including processor instructions and channel registers, may be utilized to allow user-level code to enable the yield event mechanism. Other embodiments are also described and claimed.Type: ApplicationFiled: May 19, 2005Publication date: December 28, 2006Inventors: Xiang Zou, Hong Wang, Scott Rodgers, Darrell Boggs, Bryant Bigbee, Shivanandan Kaushik, Anil Aggarwal, Ittai Anati, Doron Orenstein, Per Hammarlund, John Shen, Larry Smith, James Crossland, Chris Newburn