Patents by Inventor Christian Cornelius Russ
Christian Cornelius Russ has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11967639Abstract: In accordance with an embodiment, a semiconductor device includes: an n-doped region disposed over an insulating layer; a p-doped region disposed over the insulating layer adjacent to the n-doped region, where an interface between the n-doped region and the p-doped region form a first diode junction; a plurality of segmented p-type anode regions disposed over the insulating layer, each of the plurality of segmented p-type anode regions being surrounded by the n-doped region, where a doping concentration of the plurality of segmented p-type anode regions is greater than a doping concentration of the p-doped region; and a plurality of segmented n-type cathode regions disposed over the insulating layer. Each of the plurality of segmented n-type cathode regions are surrounded by the p-doped region, where a doping concentration of the plurality of segmented n-type cathode regions is greater than a doping concentration of the n-doped region.Type: GrantFiled: January 26, 2022Date of Patent: April 23, 2024Assignee: Infineon Technologies AGInventors: Gernot Langguth, Anton Boehm, Christian Cornelius Russ, Mirko Scholz
-
Publication number: 20240096875Abstract: A silicon-controlled rectifier includes a semiconductor body including a first main surface, an active device region, a first, a second, a third and a fourth surface contact area at the first main surface and arranged directly one after another along a first lateral direction, wherein the semiconductor body is electrically contacted at each of the first to fourth surface contact areas, and a first, a second, a third and a fourth SCR region, wherein the first and third SCR regions are of a first conductivity type and directly adjoin the first and third surface contact areas, respectively, and wherein the second and fourth SCR regions are of a second conductivity type and directly adjoin the second and fourth surface contact areas, respectively, wherein the first SCR region is electrically connected to the fourth SCR region, and the second SCR region is electrically connected to the third SCR region.Type: ApplicationFiled: November 28, 2023Publication date: March 21, 2024Inventors: Christian Cornelius Russ, Gabriel-Dumitru Cretu, Filippo Magrini
-
Patent number: 11869885Abstract: A silicon-controlled rectifier (SCR) includes a semiconductor body including a first main surface, an active device region, a first, a second, a third and a fourth surface contact area at the first main surface and arranged directly one after another along a first lateral direction, wherein the semiconductor body is electrically contacted at each of the first to fourth surface contact areas, and a first, a second, a third and a fourth SCR region, wherein the first and third SCR regions are of a first conductivity type and directly adjoin the first and third surface contact areas, respectively, and wherein the second and fourth SCR regions are of a second conductivity type and directly adjoin the second and fourth surface contact areas, respectively, wherein the first SCR region is electrically connected to the fourth SCR region, and the second SCR region is electrically connected to the third SCR region.Type: GrantFiled: August 22, 2022Date of Patent: January 9, 2024Assignee: Infineon Technologies AGInventors: Christian Cornelius Russ, Gabriel-Dumitru Cretu, Filippo Magrini
-
Publication number: 20230369849Abstract: The described techniques address issues associated with electrostatic discharge (ESD) protection for multi-die integrated circuits (ICs). The techniques include the use of two or more semiconductor dies within a multi-die IC, which may include a first semiconductor die without ESD protection but with full ESD exposure. The first semiconductor receives ESD protection via a second semiconductor die that is integrated as part of the same package with the first semiconductor die. The second semiconductor die may be electrically more remote from ESD-exposed pins compared to the first semiconductor die. The first semiconductor die may include integrated passive devices. The second semiconductor die enables ESD protection for both semiconductor dies in the same integrated IC package.Type: ApplicationFiled: May 13, 2022Publication date: November 16, 2023Inventors: Christian Cornelius Russ, Kai Esmark
-
Publication number: 20230238454Abstract: In accordance with an embodiment, a semiconductor device includes: an n-doped region disposed over an insulating layer; a p-doped region disposed over the insulating layer adjacent to the n-doped region, where an interface between the n-doped region and the p-doped region form a first diode junction; a plurality of segmented p-type anode regions disposed over the insulating layer, each of the plurality of segmented p-type anode regions being surrounded by the n-doped region, where a doping concentration of the plurality of segmented p-type anode regions is greater than a doping concentration of the p-doped region; and a plurality of segmented n-type cathode regions disposed over the insulating layer. Each of the plurality of segmented n-type cathode regions are surrounded by the p-doped region, where a doping concentration of the plurality of segmented n-type cathode regions is greater than a doping concentration of the n-doped region.Type: ApplicationFiled: January 26, 2022Publication date: July 27, 2023Inventors: Gernot Langguth, Anton Boehm, Christian Cornelius Russ, Mirko Scholz
-
Publication number: 20220399327Abstract: A silicon-controlled rectifier (SCR) includes a semiconductor body including a first main surface, an active device region, a first, a second, a third and a fourth surface contact area at the first main surface and arranged directly one after another along a first lateral direction, wherein the semiconductor body is electrically contacted at each of the first to fourth surface contact areas, and a first, a second, a third and a fourth SCR region, wherein the first and third SCR regions are of a first conductivity type and directly adjoin the first and third surface contact areas, respectively, and wherein the second and fourth SCR regions are of a second conductivity type and directly adjoin the second and fourth surface contact areas, respectively, wherein the first SCR region is electrically connected to the fourth SCR region, and the second SCR region is electrically connected to the third SCR region.Type: ApplicationFiled: August 22, 2022Publication date: December 15, 2022Inventors: Christian Cornelius Russ, Gabriel-Dumitru Cretu, Filippo Magrini
-
Patent number: 11508717Abstract: A silicon-controlled rectifier (SCR) includes a semiconductor body including a first main surface and an active device region. First through fourth surface contact areas at the first main surface are arranged directly one after another along a lateral direction. The semiconductor body is electrically contacted at each surface contact area. First and third SCR regions of a first conductivity type directly adjoin the first and third surface contact areas, respectively. Second and fourth SCR regions of a second conductivity type directly adjoin the second and fourth surface contact areas, respectively. The second SCR region at least partially overlaps a first well region of the first conductivity type at the first main surface. The first SCR region at most partially overlaps the first well region at the first main surface, and is electrically connected to the second SCR region. The third SCR region is electrically connected to the fourth SCR region.Type: GrantFiled: July 1, 2020Date of Patent: November 22, 2022Assignee: Infineon Technologies AGInventors: Christian Cornelius Russ, Gabriel-Dumitru Cretu, Filippo Magrini
-
Patent number: 11121126Abstract: An embodiment of a silicon controlled rectifier (SCR) includes a semiconductor body, an active device region, and a device isolation region configured to electrically insulate the active device region from neighboring active device regions. First SCR regions and a second SCR region of a first conductivity type are in the active device region. A first pn-junction or Schottky junction is formed at an interface between the first SCR regions and the second SCR region. A first plurality of the first SCR regions and sub-regions of the second SCR region are alternately arranged and directly adjoin one another. A second pn-junction is formed at an interface between the second SCR region and a third SCR region of a second conductivity type. A third pn-junction is formed at an interface between the third SCR region and a fourth SCR region of the first conductivity type.Type: GrantFiled: January 29, 2020Date of Patent: September 14, 2021Assignee: Infineon Technologies AGInventors: Christian Cornelius Russ, Markus Eckinger, Kai Esmark
-
Publication number: 20210005600Abstract: A silicon-controlled rectifier (SCR) includes a semiconductor body including a first main surface and an active device region. First through fourth surface contact areas at the first main surface are arranged directly one after another along a lateral direction. The semiconductor body is electrically contacted at each surface contact area. First and third SCR regions of a first conductivity type directly adjoin the first and third surface contact areas, respectively. Second and fourth SCR regions of a second conductivity type directly adjoin the second and fourth surface contact areas, respectively. The second SCR region at least partially overlaps a first well region of the first conductivity type at the first main surface. The first SCR region at most partially overlaps the first well region at the first main surface, and is electrically connected to the second SCR region. The third SCR region is electrically connected to the fourth SCR region.Type: ApplicationFiled: July 1, 2020Publication date: January 7, 2021Inventors: Christian Cornelius Russ, Gabriel-Dumitru Cretu, Filippo Magrini
-
Publication number: 20200243507Abstract: An embodiment of a silicon controlled rectifier (SCR) includes a semiconductor body, an active device region, and a device isolation region configured to electrically insulate the active device region from neighboring active device regions. First SCR regions and a second SCR region of a first conductivity type are in the active device region. A first pn-junction or Schottky junction is formed at an interface between the first SCR regions and the second SCR region. A first plurality of the first SCR regions and sub-regions of the second SCR region are alternately arranged and directly adjoin one another. A second pn-junction is formed at an interface between the second SCR region and a third SCR region of a second conductivity type. A third pn-junction is formed at an interface between the third SCR region and a fourth SCR region of the first conductivity type.Type: ApplicationFiled: January 29, 2020Publication date: July 30, 2020Inventors: Christian Cornelius Russ, Markus Eckinger, Kai Esmark
-
Patent number: 10332871Abstract: Described is an apparatus which comprises: a pad; a first transistor coupled in series with a second transistor and coupled to the pad; and a self-biasing circuit to bias the first transistor such that the first transistor is to be weakly biased during an electrostatic discharge (ESD) event. Described is also an apparatus which comprises: a first transistor; and a first local ballast resistor formed of a trench contact (TCN) layer, the first local ballast resistor having a first terminal coupled to either the drain or source terminal of the first transistor.Type: GrantFiled: March 18, 2016Date of Patent: June 25, 2019Assignee: Intel IP CorporationInventors: Christian Cornelius Russ, Giuseppe Curello, Tomasz Biedrzycki, Franz Kuttner, Luis F. Giles, Bernhard Stein
-
Publication number: 20170271322Abstract: Described is an apparatus which comprises: a pad; a first transistor coupled in series with a second transistor and coupled to the pad; and a self-biasing circuit to bias the first transistor such that the first transistor is to be weakly biased during an electrostatic discharge (ESD) event. Described is also an apparatus which comprises: a first transistor; and a first local ballast resistor formed of a trench contact (TCN) layer, the first local ballast resistor having a first terminal coupled to either the drain or source terminal of the first transistor.Type: ApplicationFiled: March 18, 2016Publication date: September 21, 2017Inventors: Christian Cornelius Russ, Giuseppe Curello, Tomasz Biedrzycki, Franz Kuttner, Luis F. Giles, Bernhard Stein
-
Publication number: 20040190209Abstract: Apparatus for generating an additional voltage drop to reduce the dangerously high voltage drop across an ESD-sensitive ultra-thin gate oxide of a MOS input device. The apparatus are designed to minimally interfere with the circuit requirements for normal operation. Specifically, The MOS input device is coupled between a pad and the logic core circuitry of the IC. In one embodiment, a voltage-drop element, such as a resistive element, inductor, or pass-gate MOS device, is coupled between the source of the MOS input device and a voltage line. Alternatively, the voltage-drop element may be coupled to the bulk, gate, and/or drain of the MOS input device. In another embodiment, the voltage-drop device may be an active device, which pumps up the potential at least one of the source, bulk, or drain regions of the input device from the ESD clamp.Type: ApplicationFiled: March 29, 2004Publication date: September 30, 2004Applicant: Sarnoff CorporationInventors: Phillip Czeslaw Jozwiak, John Armer, Markus Paul Josef Mergens, Christian Cornelius Russ
-
Patent number: 6618233Abstract: An ESD protection circuit includes a SCR and a switching means, such as a MOS transistor connected to the SCR so that the SCR is turned on by the switching means to allow an ESD pulse to pass from a Pad line to a grounded VSS line and thereby dissipate the ESD pulse. The SCR is connected between the Pad line and the VSS line. One MOS switching means is connected between the Pad line and the SCR and has a gate which is connected to a VDD line which maintains the switch in open condition during normal VDD bias conditions. An ESD pulse applied to the Pad line, the switch is preconditioned in ON mode allowing the SCR to be predisposed to conduction to allow the ESD pulse to flow to the VSS line.Type: GrantFiled: July 27, 2000Date of Patent: September 9, 2003Assignee: Sarnoff CorporationInventors: Christian Cornelius Russ, Koen Gerard Maria Verhaege, Leslie Ronald Avery
-
Patent number: 6587320Abstract: A current ballasting circuit for an ESD protection device couples nonintersecting conductive strips between a common contact pad and the contact electrodes of the ESD protection device. The connecting strips form respective electrically isolated ballasting resistors between the external contact pad and the contact electrodes of the ESD device. In addition, lateral resistances are formed between the contact strips which enhance the operation of the multiple ballasting resistors. The conductive strips may be made from metal, polysilicon or by a vertically meandering series connection of polysilicon layers, metal layers and interconnecting vias. The lateral resistance between the parallel conductive paths may be enhanced by segmenting both the drain and source electrodes. In one example, the gate electrode of an MOS ESD device extends locally between each pair of strips to segment the drain and source regions.Type: GrantFiled: May 30, 2000Date of Patent: July 1, 2003Assignee: Sarnoff CorporationInventors: Christian Cornelius Russ, Koen Gerard Maria Verhaege
-
Patent number: 6501632Abstract: Apparatus for providing electrostatic discharge protection having an nMOS transistor with bias simultaneously applied to the gate and the p-well of the nMOS transistor. A bias circuit is fabricated using a plurality of the Zener diodes. The double bias allows for a relatively high gate voltage to be applied to the nMOS transistor enabling the nMOS transistor to be biased to optimum conditions for bipolar snapback.Type: GrantFiled: August 4, 2000Date of Patent: December 31, 2002Assignee: Sarnoff CorporationInventors: Leslie Ronald Avery, Christian Cornelius Russ