Patents by Inventor Christopher C. Gianos
Christopher C. Gianos has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10911261Abstract: In an embodiment, a system on chip includes: a plurality of local networks having one or more local endpoints and a first router, where at least some of the one or more local endpoints of different local networks have non-unique port identifiers; at least one global network having one or more global endpoints and at least one second router, where the one or more global endpoints have unique port identifiers; and a plurality of transparent bridges to couple between one of the plurality of local networks and the at least one global network. Other embodiments are described and claimed.Type: GrantFiled: December 19, 2016Date of Patent: February 2, 2021Assignee: Intel CorporationInventors: Robert P. Adler, Lichen Weng, Christopher C. Gianos
-
Patent number: 10089229Abstract: Systems and methods for cache allocation with code and data prioritization. An example system may comprise: a cache; a processing core, operatively coupled to the cache; and a cache control logic, responsive to receiving a cache fill request comprising an identifier of a request type and an identifier of a class of service, to identify a subset of the cache corresponding to a capacity bit mask associated with the request type and the class of service.Type: GrantFiled: January 9, 2017Date of Patent: October 2, 2018Assignee: Intel CorporationInventors: Andrew J. Herdrich, Edwin Verplanke, Ravishankar Iyer, Christopher C. Gianos, Jeffrey D. Chamberlain, Ronak Singhal, Julius Mandelblat, Bret L. Toll
-
Publication number: 20180176118Abstract: In an embodiment, a system on chip includes: a plurality of local networks having one or more local endpoints and a first router, where at least some of the one or more local endpoints of different local networks have non-unique port identifiers; at least one global network having one or more global endpoints and at least one second router, where the one or more global endpoints have unique port identifiers; and a plurality of transparent bridges to couple between one of the plurality of local networks and the at least one global network. Other embodiments are described and claimed.Type: ApplicationFiled: December 19, 2016Publication date: June 21, 2018Inventors: Robert P. Adler, Lichen Weng, Christopher C. Gianos
-
Publication number: 20170192887Abstract: Systems and methods for cache allocation with code and data prioritization. An example system may comprise: a cache; a processing core, operatively coupled to the cache; and a cache control logic, responsive to receiving a cache fill request comprising an identifier of a request type and an identifier of a class of service, to identify a subset of the cache corresponding to a capacity bit mask associated with the request type and the class of service.Type: ApplicationFiled: January 9, 2017Publication date: July 6, 2017Inventors: Andrew J. Herdrich, Edwin Verplanke, Ravishankar Iyer, Christopher C. Gianos, Jeffrey D. Chamberlain, Ronak Singhal, Julius Mandelblat, Bret L. Toll
-
Patent number: 9563564Abstract: Systems and methods for cache allocation with code and data prioritization. An example system may comprise: a cache; a processing core, operatively coupled to the cache; and a cache control logic, responsive to receiving a cache fill request comprising an identifier of a request type and an identifier of a class of service, to identify a subset of the cache corresponding to a capacity bit mask associated with the request type and the class of service.Type: GrantFiled: April 7, 2015Date of Patent: February 7, 2017Assignee: Intel CorporationInventors: Andrew J. Herdrich, Edwin Verplanke, Ravishankar Iyer, Christopher C. Gianos, Jeffrey D. Chamberlain, Ronak Singhal, Julius Mandelblat, Bret L. Toll
-
Publication number: 20160299849Abstract: Systems and methods for cache allocation with code and data prioritization. An example system may comprise: a cache; a processing core, operatively coupled to the cache; and a cache control logic, responsive to receiving a cache fill request comprising an identifier of a request type and an identifier of a class of service, to identify a subset of the cache corresponding to a capacity bit mask associated with the request type and the class of service.Type: ApplicationFiled: April 7, 2015Publication date: October 13, 2016Inventors: ANDREW J. HERDRICH, EDWIN VERPLANKE, RAVISHANKAR IYER, CHRISTOPHER C. GIANOS, JEFFREY D. CHAMBERLAIN, RONAK SINGHAL, JULIUS MANDELBLAT, BRET L. TOLL
-
Patent number: 7568118Abstract: In one embodiment, the present invention includes a method for receiving data from a second device in a first device, forwarding the data from an input/output (I/O) clock domain to a system clock domain of the first device, and providing the data to a functional unit of the first device at a deterministic time. In such manner, the two devices may operate in lockstep fashion. Other embodiments are described and claimed.Type: GrantFiled: September 20, 2005Date of Patent: July 28, 2009Assignee: Intel CorporationInventors: Warren R. Anderson, Maurice B. Steinman, Richard M. Watson, Horst W. Wagner, Christopher C. Gianos, Suresh Balasubramanian, Tim Frodsham
-
Patent number: 6085292Abstract: A cache includes an address cache for storing memory addresses. An address queue is connected to the address cache for storing missed addresses in the order that the address cache is probed. A memory controller receives the missed addresses from the address queue. A data queue receives data stored at the missed addresses from the memory controller. A probe result queue is connected to the address cache for storing data cache line addresses and hit/miss information. A multiplexer connected to the data cache, the data queue, and the probe result queue selects output data from the data cache or the data queue depending on the hit/miss information.Type: GrantFiled: June 5, 1997Date of Patent: July 4, 2000Assignee: Digital Equipment CorporationInventors: Joel J. McCormack, Kenneth W. Correll, Barton W. Berkowitz, Christopher C. Gianos
-
Patent number: 5870109Abstract: A graphics system for storing and editing graphic images represented by digital data, includes a frame memory for storing pixel data representing graphic images including first and second graphic objects. The pixel data is stored at addresses, each being associated with one or more graphic fragment forming the first and second graphic objects. First and second addresses are respectively associated with those of the graphic fragments forming the first and second graphic objects. A memory controller controls writing and reading the pixel data to and from the frame memory. A fragment editor is provided to receive the pixel data read from the first address and modify the associated fragment with the received pixel data so as to form modified pixel data. An address detector detects the first address responsive to a request to read the pixel data from the first address and the second address responsive to a subsequent request to read pixel data from the second address.Type: GrantFiled: June 6, 1997Date of Patent: February 9, 1999Assignee: Digital Equipment CorporationInventors: Joel J. McCormack, Christopher C. Gianos, Andrew V. Hoar, Larry D. Seiler, Norman P. Jouppi, James T. Claffey
-
Patent number: 5781201Abstract: A method for improving the performance of a graphics system includes the steps of allocating appropriate pixels to slices of memory such that corresponding subsets of bits of neighboring pixels are allocated to different slices of memory, where `neighboring pixels` includes both consecutive pixels in a scan line, or pixels in consecutive scan lines. In addition, hardware is provided that allows for the individual memory slices to be independently accessed, thus allowed each slice to access data from a different 64 bit word in video memory during one video access period. Controllers which independently access the memory slices are advantageously totally time independent, to allow the most flexibility in the starting and finishing of the access of the memory slice. Performance is further gained by buffering of both the read and write requests to the video memory.Type: GrantFiled: May 1, 1996Date of Patent: July 14, 1998Assignee: Digital Equipment CorporationInventors: Joel J. McCormack, Robert S. McNamara, Larry D. Seiler, Christopher C. Gianos
-
Patent number: 5696945Abstract: A video subsystem of a computer processor is shown to include a graphics controller coupled to a video memory. A method for improving graphics performance for applications which use fewer bits per pixel than provided in the graphics subsystem includes the steps of rearranging the pixel and byte data in video memory such that corresponding bytes of different pixels are stored in different, simultaneously accessible locations of the video memory. With such an arrangement, accesses to video memory may be provided which utilize all of the available bytes of the video memory bus, thereby increasing the performance of the graphics operation. In addition, a graphics system having a plurality of independently operating memory controllers is shown to further improve graphics performance by ensuring that the video memory bus operates at full capacity.Type: GrantFiled: January 6, 1997Date of Patent: December 9, 1997Assignee: Digital Equipment CorporationInventors: Larry D. Seiler, Robert S. McNamara, Christopher C. Gianos, Joel J. McCormack
-
Patent number: 5559953Abstract: An apparatus and method for storing pixel data in a video memory having a plurality of slices increases the performance of line drawing by ensuring that for a given pixel, neighboring pixels in neighboring scan lines are stored in separate slices of video memory. One embodiment of the invention includes the step of appending a number of offset bits to the end of each scan line, where the number of offset bits is less than the total number of bits contained in the plurality of slices. Another embodiment of the invention rearranges the pixels of every other scan line. Another embodiment adds an offset number of pixels which is equal to the number of pixels per slice times the number of slices, then alternates ordered pixels with rearranged pixels throughout successive scan lines. Performance is further increased by providing a plurality of memory controllers corresponding to the plurality of slices of memory which may operate asynchronously to interleave memory access commands.Type: GrantFiled: July 1, 1994Date of Patent: September 24, 1996Assignee: Digital Equipment CorporationInventors: Larry D. Seiler, Robert S. McNamara, Christopher C. Gianos, Joel J. McCormack