Patents by Inventor Christopher J. Nelson
Christopher J. Nelson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9972611Abstract: A stacked semiconductor package comprising a functional silicon die having embedded thereupon a Wide Input/Output 2 (WIO2) interface, and two or more memory dies forming a corresponding two or more memory layers of the stacked semiconductor package. A plurality of Through Silicon Vias (TSVs) are formed through the two or more memory dies, wherein each of the plurality of TSVs traverse through the two or more memory layers to the functional silicon die via the WIO2 interface of the functional silicon die. A test port interface receives test signals from an external tester and routes the test signals through a steering logic communicably interfaced with the two or more memory dies. The steering logic shifts data into and out of the two or more memory dies through the plurality of TSVs.Type: GrantFiled: March 31, 2017Date of Patent: May 15, 2018Assignee: Intel CorporationInventors: Lakshminarayana Pappu, Baruch Schnarch, Christopher J. Nelson, Danka Goldin Schwabova
-
Patent number: 9950439Abstract: An apparatus and method is provided for single transfer insert placement. The apparatus receives continuous web material and cuts a discrete section or pad from the web. The pad is then supported on a single transfer surface. The single transfer surface then may spin the supported pad to a desired angle and provide the pad to a receiving surface at a desired interval. The web material can be cut to different insert lengths and the placement location varied.Type: GrantFiled: January 20, 2017Date of Patent: April 24, 2018Assignee: Curt G. Joa, Inc.Inventors: John A. McCabe, Christopher J. Nelson, Robert E. Andrews
-
Publication number: 20180096971Abstract: In accordance with disclosed embodiments, there are provided systems, methods, and apparatuses for implementing die recovery in Two-Level Memory (2LM) stacked die subsystems.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Inventors: LAKSHMINARAYANA PAPPU, KALYAN C. KOLLURU, PETE D. VOGT, CHRISTOPHER J. NELSON, AMANDE B. TRANG, UDDALAK BHATTACHARYA
-
Publication number: 20180096979Abstract: A stacked semiconductor package comprising a functional silicon die having embedded thereupon a Wide Input/Output 2 (WIO2) interface, and two or more memory dies forming a corresponding two or more memory layers of the stacked semiconductor package. A plurality of Through Silicon Vias (TSVs) are formed through the two or more memory dies, wherein each of the plurality of TSVs traverse through the two or more memory layers to the functional silicon die via the WIO2 interface of the functional silicon die. A test port interface receives test signals from an external tester and routes the test signals through a steering logic communicably interfaced with the two or more memory dies. The steering logic shifts data into and out of the two or more memory dies through the plurality of TSVs.Type: ApplicationFiled: March 31, 2017Publication date: April 5, 2018Inventors: LAKSHMINARAYANA PAPPU, BARUCH SCHNARCH, CHRISTOPHER J. NELSON, DANKA GOLDIN SCHWABOVA
-
Patent number: 9907706Abstract: The present invention provides machinery used to create products (for instance disposable products). The machinery is operated at high speed, with the machine occupying a small footprint. Materials can be fed into the manufacturing process vertically (from above or below), using assembly stations to feed completed components into the system at appropriate stations. Additionally, restocking of raw components can be accomplished by robotic means of transferring the raw material from staging areas into infeeding or splicing stations, without the need for human operators.Type: GrantFiled: February 10, 2017Date of Patent: March 6, 2018Assignee: Curt G. Joa, Inc.Inventors: Robert E. Andrews, Jeffrey W. Fritz, Gottfried Jason Hohm, Adam D. DeNoble, Tyler W. Pagel, Christopher A. Schwartz, Christopher J. Nelson, Darren R. Horness, Alan J. Rabe, Sean P. Follen, Brian G. Jankuski
-
Publication number: 20180057304Abstract: A series of elastic break brakes are provided throughout a travel path of elastics in a machine operation. Elastic strands thread through each individual brake mechanism, and if an elastic strand breaks downstream, a natural snap back of the elastic, which ordinarily travels through the system under tension, drives an immediately upstream cam mechanism back, and holds the elastic thread in place at the elastic break brake immediately upstream of the break as to minimize rethreading required downstream of the elastic break brake.Type: ApplicationFiled: November 6, 2017Publication date: March 1, 2018Applicant: Curt G. Joa, In.Inventors: Jeffrey W. Fritz, Christopher J. Nelson, John A. McCabe, Daniel A. Peterson
-
Patent number: 9842832Abstract: A microelectronic package of the present description may comprises a first microelectronic device having at least one row of connection structures electrically connected thereto and a second microelectronic device having at least one row of connection structures electrically connected thereto, wherein the connection structures within the at least one first microelectronic device row are aligned with corresponding connection structures within the at least one second microelectronic device row in an x-direction.Type: GrantFiled: June 15, 2016Date of Patent: December 12, 2017Assignee: Intel CorporationInventors: Omkar G. Karhade, John S. Guzek, Johanna M. Swan, Christopher J. Nelson, Nitin A. Deshpande, William J. Lambert, Charles A. Gealer, Feras Eid, Islam A. Salama, Kemal Aygun, Sasha N. Oster, Tyler N. Osborn
-
Publication number: 20170301625Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package having first and second dies with first and second input/output (I/O) interconnect structures, respectively. The IC package may include a bridge having first and second electrical routing features coupled to a portion of the first and second I/O interconnect structures, respectively. In embodiments, the first and second electrical routing features may be disposed on one side of the bridge; and third electrical routing features may be disposed on an opposite side. The first and second electrical routing features may be configured to route electrical signals between the first die and the second die and the third electrical routing features may be configured to route electrical signals between the one side and the opposite side. The first die, the second die, and the bridge may be embedded in electrically insulating material. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 28, 2017Publication date: October 19, 2017Inventors: Ravindranath V. Mahajan, Christopher J. Nelson, Omkar G. Karhade, Feras Eid, Nitin A. Deshpande, Shawna M. Liff
-
Patent number: 9716067Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package having first and second dies with first and second input/output (I/O) interconnect structures, respectively. The IC package may include a bridge having first and second electrical routing features coupled to a portion of the first and second I/O interconnect structures, respectively. In embodiments, the first and second electrical routing features may be disposed on one side of the bridge; and third electrical routing features may be disposed on an opposite side. The first and second electrical routing features may be configured to route electrical signals between the first die and the second die and the third electrical routing features may be configured to route electrical signals between the one side and the opposite side. The first die, the second die, and the bridge may be embedded in electrically insulating material. Other embodiments may be described and/or claimed.Type: GrantFiled: January 22, 2016Date of Patent: July 25, 2017Assignee: Intel CorporationInventors: Ravindranath V. Mahajan, Christopher J. Nelson, Omkar G. Karhade, Feras Eid, Nitin A. Deshpande, Shawna M. Liff
-
Publication number: 20170151098Abstract: The present invention provides machinery used to create products (for instance disposable products). The machinery is operated at high speed, with the machine occupying a small footprint. Materials can be fed into the manufacturing process vertically (from above or below), using assembly stations to feed completed components into the system at appropriate stations. Additionally, restocking of raw components can be accomplished by robotic means of transferring the raw material from staging areas into infeeding or splicing stations, without the need for human operators.Type: ApplicationFiled: February 10, 2017Publication date: June 1, 2017Applicant: Curt G. Joa, Inc.Inventors: ROBERT E. ANDREWS, Jeffrey W. Fritz, Gottfried Jason Hohm, Adam D. DeNoble, Tyler W. Pagel, Chistopher A. Schwartz, Christopher J. Nelson, Darren R. Horness, Alan J. Rabe, Sean P. Follen, Brian G. Jankuski
-
Publication number: 20170129120Abstract: An apparatus and method is provided for single transfer insert placement. The apparatus receives continuous web material and cuts a discrete section or pad from the web. The pad is then supported on a single transfer surface. The single transfer surface then may spin the supported pad to a desired angle and provide the pad to a receiving surface at a desired interval. The web material can be cut to different insert lengths and the placement location varied.Type: ApplicationFiled: January 20, 2017Publication date: May 11, 2017Applicant: Curt G. Joa, Inc.Inventors: JOHN A. MCCABE, Christopher J. Nelson, Robert E. Andrews
-
Patent number: 9566193Abstract: The present invention provides machinery used to create products (for instance disposable products). The machinery is operated at high speed, with the machine occupying a small footprint. Materials can be fed into the manufacturing process vertically (from above or below), using assembly stations to feed completed components into the system at appropriate stations. Additionally, restocking of raw components can be accomplished by robotic means of transferring the raw material from staging areas into infeeding or splicing stations, without the need for human operators.Type: GrantFiled: February 24, 2012Date of Patent: February 14, 2017Assignee: Curt G. Joa, Inc.Inventors: Robert E. Andrews, Jeffrey W. Fritz, Gottfried Jason Hohm, Adam D. DeNoble, Tyler W. Pagel, Christopher A. Schwartz, Christopher J. Nelson, Darren R. Horness, Alan J. Rabe, Sean P. Follen, Brian G. Jankuski
-
Publication number: 20160300824Abstract: A microelectronic package of the present description may comprises a first microelectronic device having at least one row of connection structures electrically connected thereto and a second microelectronic device having at least one row of connection structures electrically connected thereto, wherein the connection structures within the at least one first microelectronic device row are aligned with corresponding connection structures within the at least one second microelectronic device row in an x-direction.Type: ApplicationFiled: June 15, 2016Publication date: October 13, 2016Applicant: Intel CorporationInventors: Omkar G. Karhade, John S. Guzek, Johanna M. Swan, Christopher J. Nelson, Nitin A. Deshpande, William J. Lambert, Charles A. Gealer, Feras Eid, Islam A. Salama, Kemal Aygun, Sasha N. Oster, Tyler N. Osborn
-
Patent number: 9397071Abstract: A microelectronic package of the present description may comprises a first microelectronic device having at least one row of connection structures electrically connected thereto and a second microelectronic device having at least one row of connection structures electrically connected thereto, wherein the connection structures within the at least one first microelectronic device row are aligned with corresponding connection structures within the at least one second microelectronic device row in an x-direction.Type: GrantFiled: December 11, 2013Date of Patent: July 19, 2016Assignee: Intel CorporationInventors: Omkar G. Karhade, John S. Guzek, Johanna M. Swan, Christopher J. Nelson, Nitin A. Deshpande, William J. Lambert, Charles A. Gealer, Feras Eid, Islam A. Salama, Kemal Aygun, Sasha N. Oster, Tyler N. Osborn
-
Publication number: 20160155705Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package having first and second dies with first and second input/output (I/O) interconnect structures, respectively. The IC package may include a bridge having first and second electrical routing features coupled to a portion of the first and second I/O interconnect structures, respectively. In embodiments, the first and second electrical routing features may be disposed on one side of the bridge; and third electrical routing features may be disposed on an opposite side. The first and second electrical routing features may be configured to route electrical signals between the first die and the second die and the third electrical routing features may be configured to route electrical signals between the one side and the opposite side. The first die, the second die, and the bridge may be embedded in electrically insulating material. Other embodiments may be described and/or claimed.Type: ApplicationFiled: January 22, 2016Publication date: June 2, 2016Inventors: Ravindranath V. Mahajan, Christopher J. Nelson, Omkar G. Karhade, Feras Eid, Nitin A. Deshpande, Shawna M. Liff
-
Patent number: 9275955Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package having first and second dies with first and second input/output (I/O) interconnect structures, respectively. The IC package may include a bridge having first and second electrical routing features coupled to a portion of the first and second I/O interconnect structures, respectively. In embodiments, the first and second electrical routing features may be disposed on one side of the bridge; and third electrical routing features may be disposed on an opposite side. The first and second electrical routing features may be configured to route electrical signals between the first die and the second die and the third electrical routing features may be configured to route electrical signals between the one side and the opposite side. The first die, the second die, and the bridge may be embedded in electrically insulating material. Other embodiments may be described and/or claimed.Type: GrantFiled: December 18, 2013Date of Patent: March 1, 2016Assignee: INTEL CORPORATIONInventors: Ravindranath V. Mahajan, Christopher J. Nelson, Omkar G. Karhade, Feras Eid, Nitin A. Deshpande, Shawna M. Liff
-
Patent number: 9110134Abstract: I/O delay testing for devices utilizing on-chip delay generation. An embodiment of an apparatus includes I/O buffer circuits, at least one of the buffer circuits including a transmitter and a receiver that are coupled for loop-back testing of the buffer circuit; and testing circuitry for the loop-back testing for the at least one buffer circuit, the loop-back testing including determining whether test data transmitted by the transmitter of the buffer circuit matches test data received by the respective coupled receiver. The testing circuitry includes a delay line to provide delay values from a transmit clock signal for the testing of the at least one buffer circuit, a counter to provide a count to choose one of the plurality of delay values, and test logic for the loop-back testing.Type: GrantFiled: December 27, 2012Date of Patent: August 18, 2015Assignee: Intel CorporationInventors: Tak M. Mak, Christopher J. Nelson, David J. Zimmerman, Derek B. Feltham
-
Publication number: 20150187410Abstract: A test interface mode over general purpose input/output peripheral connectors of a multichip package (MCP) or system in package (SIP) for an integrated device chip having a wide functional interface. The wide functional interface has more signals than there are available external connectors on the SIP package. Logic in the SIP package includes selection logic to select one or more portions of the wide functional interface to test in a given cycle. Logic in the SIP package multiplexes peripheral connectors as a test interface for the device chip, instead of dedicating connectors on the SIP package for a direct access test interface.Type: ApplicationFiled: December 28, 2013Publication date: July 2, 2015Inventors: Christopher J Nelson, David J Zimmerman
-
Publication number: 20150171015Abstract: Embodiments of the present disclosure are directed towards an integrated circuit (IC) package having first and second dies with first and second input/output (I/O) interconnect structures, respectively. The IC package may include a bridge having first and second electrical routing features coupled to a portion of the first and second I/O interconnect structures, respectively. In embodiments, the first and second electrical routing features may be disposed on one side of the bridge; and third electrical routing features may be disposed on an opposite side. The first and second electrical routing features may be configured to route electrical signals between the first die and the second die and the third electrical routing features may be configured to route electrical signals between the one side and the opposite side. The first die, the second die, and the bridge may be embedded in electrically insulating material. Other embodiments may be described and/or claimed.Type: ApplicationFiled: December 18, 2013Publication date: June 18, 2015Inventors: Ravindranath V. Mahajan, Christopher J. Nelson, Omkar G. Karhade, Feras Eid, Nitin A. Deshpande, Shawna M. Liff
-
Publication number: 20150163904Abstract: A microelectronic package of the present description may comprises a first microelectronic device having at least one row of connection structures electrically connected thereto and a second microelectronic device having at least one row of connection structures electrically connected thereto, wherein the connection structures within the at least one first microelectronic device row are aligned with corresponding connection structures within the at least one second microelectronic device row in an x-direction.Type: ApplicationFiled: December 11, 2013Publication date: June 11, 2015Applicant: Intel CorporationInventors: Omkar G. Karhade, John S. Guzek, Johanna M. Swan, Christopher J. Nelson, Nitin A. Deshpande, William J. Lambert, Charles A. Gealer, Feras Eid, Islam A. Salama, Kemal Aygun, Sasha N. Oster, Tyler N. Osborn