Patents by Inventor Christopher J. Young
Christopher J. Young has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11912003Abstract: Multilayer films and adhesive tapes that include such films, wherein the multilayer films include plasticized polyvinyl chloride and optionally one or more fillers.Type: GrantFiled: November 14, 2022Date of Patent: February 27, 2024Assignee: 3M Innovative Properties CompanyInventors: Christopher J. Rother, Jose P. De Souza, Robert B. Rosner, Jacob D. Young, Jeffrey O. Emslander, Gregg A. Patnode, Ann R. Fornof, Rafael Garcia-Ramirez, Jay M. Krieger
-
Patent number: 10758940Abstract: A mobile sieving apparatus and method for harvesting cannabis pollen and trichomes separates the flowers of a cannabis plant. A large sieve panel, a medium sieve panel, a small sieve panel, and a silk screen panel are arranged in a spaced-apart stacked arrangement inside a harvesting vehicle. The sieved panels have different sized openings to enable passage of corresponding portions of the cannabis plant. The sieve panels are arranged by graduated separation, in which the distance between panels correlates to the size of the cannabis plant components passing through the opening. A harvesting panel has a solid, flat surface, and positions below the sieve panels to catch the pollens and trichomes falling through. The panels are stacked in a harvesting vehicle, sliding onto docking rails that slidably receive the edges of panels. The harvesting vehicle is lightweight to enable manual agitation of the vehicle, and enhance mobility of the panels.Type: GrantFiled: December 6, 2018Date of Patent: September 1, 2020Inventor: Christopher J. Young
-
Patent number: 9529403Abstract: A method and apparatus for providing telemetry for use in power control functions is disclosed. A system includes an integrated circuit (IC) having a first power management circuit. The IC also includes a number of functional circuit blocks within a number of different power domains. A second power management circuit is implemented external to the IC and includes a number of voltage regulators. Each of the power domains is coupled to receive power from one voltage regulators. During operation, the first power management circuit may send commands requesting the change of one or more voltages provided to the IC. The second power management circuit may respond by performing the requested voltage change(s), and may also provide telemetry data to the first power management circuit. The second power management circuit may also provide telemetry data responsive to receiving a no operation command from the first power management circuit.Type: GrantFiled: August 22, 2014Date of Patent: December 27, 2016Assignee: Apple Inc.Inventors: Manu Gulati, Parin Patel, Keith Cox, Derek Iwamoto, Cyril de la Cropte de Chanterac, Christopher J. Young
-
Publication number: 20160054773Abstract: A method and apparatus for providing telemetry for use in power control functions is disclosed. A system includes an integrated circuit (IC) having a first power management circuit. The IC also includes a number of functional circuit blocks within a number of different power domains. A second power management circuit is implemented external to the IC and includes a number of voltage regulators. Each of the power domains is coupled to receive power from one voltage regulators. During operation, the first power management circuit may send commands requesting the change of one or more voltages provided to the IC. The second power management circuit may respond by performing the requested voltage change(s), and may also provide telemetry data to the first power management circuit. The second power management circuit may also provide telemetry data responsive to receiving a no operation command from the first power management circuit.Type: ApplicationFiled: August 22, 2014Publication date: February 25, 2016Inventors: Manu Gulati, Parin Patel, Keith Cox, Derek Iwamoto, Cyril de la Cropte de Chanterac, Christopher J. Young
-
Patent number: 8924694Abstract: A programmable processor configured to perform one or more packet modifications through execution of one or more commands. A pipelined processor core comprises a first stage configured to selectively shift and mask data in each of a plurality of categories in response to one or more decoded commands, and combine the selectively shifted and masked data in each of the categories. The pipelined processor core further comprises a second stage configured to selectively perform one or more operations on the combined data from the first stage and other data responsive to the one or more decoded commands. In one implementation, the processor is implemented as an application specific integrated circuit (ASIC).Type: GrantFiled: April 11, 2012Date of Patent: December 30, 2014Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Christopher J. Young
-
Publication number: 20120195317Abstract: A programmable processor configured to perform one or more packet modifications through execution of one or more commands. A pipelined processor core comprises a first stage configured to selectively shift and mask data in each of a plurality of categories in response to one or more decoded commands, and combine the selectively shifted and masked data in each of the categories. The pipelined processor core further comprises a second stage configured to selectively perform one or more operations on the combined data from the first stage and other data responsive to the one or more decoded commands. In one implementation, the processor is implemented as an application specific integrated circuit (ASIC).Type: ApplicationFiled: April 11, 2012Publication date: August 2, 2012Inventors: David K. Parker, Erik R. Swenson, Christopher J. Young
-
Patent number: 8161270Abstract: A programmable processor configured to perform one or more packet modifications through execution of one or more commands. A pipelined processor core comprises a first stage configured to selectively shift and mask data in each of a plurality of categories in response to one or more decoded commands, and combine the selectively shifted and masked data in each of the categories. The pipelined processor core further comprises a second stage configured to selectively perform one or more operations on the combined data from the first stage and other data responsive to the one or more decoded commands. In one implementation, the processor is implemented as an application specific integrated circuit (ASIC).Type: GrantFiled: March 30, 2004Date of Patent: April 17, 2012Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Christopher J. Young
-
Patent number: 8139583Abstract: Packet modification is performed in the switch fabric by selecting a conditional command belonging to a set of commands for modifying a packet. The set of commands is identified based on an index value, and selecting a conditional command belonging to the set of commands is based on a mask value, where the index and mask values are determined based on data in the packet undergoing modification, such as the packet's source and destination, or incoming label. Among other advantages, controlling packet modification in the switch fabric through selecting a conditional command belonging to a set of commands allows multiple sets of commands to be replaced with a single set of commands, resulting in a more efficient use of available external memory.Type: GrantFiled: September 30, 2008Date of Patent: March 20, 2012Assignee: Extreme Networks, Inc.Inventors: Charles Frederick Burton, III, Christopher J. Young
-
Patent number: 7822038Abstract: A packet processing system architecture and method are provided. According to a first aspect of the invention, a plurality of quality of service indicators are provided for a packet, each with an assigned priority, and a configurable priority resolution scheme is utilized to select one of the quality of service indicators for assigning to the packet. According to a second aspect of the invention, wide data paths are utilized in selected areas of the system, while avoiding universal utilization of the wide data paths in the system. According to a third aspect of the invention, one or more stacks are utilized to facilitate packet processing. According to a fourth aspect of the invention, a packet size determiner is allocated to a packet from a pool of packet size determiners, and is returned to the pool upon or after determining the size of the packet.Type: GrantFiled: September 24, 2007Date of Patent: October 26, 2010Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Michael M. Yip, Christopher J. Young
-
Patent number: 7822032Abstract: A processor readable medium storing a data structure for supporting one or more packet modification operations is provided. The data structure has a pointer to a sequence of one or more commands stored in a first memory area and implementing one or more packet modification operations. The data structure also has a pointer to a burst of one or more data or mask items stored in a second memory area for use by the one or more commands. A method of performing one or more packet modification operations on a packet is also provided. This packet is associated with a data structure link. In this method, a data structure corresponding to the data structure link is retrieved. This data structure has the format described above. A packet modification system utilizing a data structure having this format is also provided.Type: GrantFiled: March 30, 2004Date of Patent: October 26, 2010Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Michael M. Yip, Christopher J. Young
-
Patent number: 7821931Abstract: Disclosed is a system and method for assembling a data packet. The system can be implemented as four memory elements associated with one or more processors. The first memory element stores a sequence number and a sub-channel identifier for an incoming data packet. The second memory element stores a revised packet fragment. The third memory element stores an unrevised packet fragment. The fourth memory element stores a starting address. In the system, the starting address may be the starting address of the revised packet fragment or the unrevised packet fragment wherein the first memory element identifies portions of the fourth memory element associated with the sequence number. The one or more processors are configured to create a modified data packet by combining the unrevised packet fragments and the revised packet fragment, wherein the modified data packet is associated with the sequence number and sub-channel identifier.Type: GrantFiled: October 25, 2007Date of Patent: October 26, 2010Assignee: Extreme Networks, Inc.Inventors: Erik R. Swenson, Christopher J. Young
-
Patent number: 7675915Abstract: A packet processing system architecture and method are provided. According to a first aspect of the invention, packet parser functions are distributed throughout a packet processing system comprising a packet classification system and a packet modification system. According to a second aspect of the invention, an egress mirroring function is provided to the system. According to a third aspect of the invention, a multi-dimensional quality of service indicator for a packet is provided. According to a fourth aspect of the invention, a cascaded combination of multiple, replicated packet processing systems is used to process a packet. A fifth aspect of the invention involves any combination of one or more of the foregoing.Type: GrantFiled: October 25, 2007Date of Patent: March 9, 2010Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Michael M. Yip, Christopher J. Young
-
Patent number: 7539750Abstract: Disclosed herein are a system and method for status monitoring, including debug error detection, during data packet processing. In general terms, the system for status monitoring during data packet processing can be implemented as a system including a packet processor and a buffer. The packet processor generates processing data based on one or more control structures while revising packet data. The packet processor generates the processing data while performing one or more lookup cycles. The buffer records the processing data and the status of the one or more control structures. The processing data includes a lookup number and the lookup number identifies the number of cycles performed by the packet processor.Type: GrantFiled: March 30, 2004Date of Patent: May 26, 2009Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Christopher J. Young
-
Patent number: 7463628Abstract: A command instruction set for a packet data modification processor has a format in which a packet address, if present, specifies an encapsulated layer within the packet and a location within this encapsulated layer. The at least one command within the command instruction set specifies deriving at least a portion of a first packet from data taken from a second packet or the command.Type: GrantFiled: March 30, 2004Date of Patent: December 9, 2008Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Christopher J. Young
-
Patent number: 7445169Abstract: A cap dispenses material from a container having a mouth. The cap has a main body mountable on the mouth. The main body includes a protruding portion having an opening for receiving material moving through the mouth. A combination seal and dispensing spout is pivotally mounted to the main body and has a top wall with an extended portion. The spout may be pivoted on the main body between a sealing position and a dispensing position. In the sealing position, the spout blocks flow of material through the opening. In the dispensing position, the spout is aligned with the opening in the protruding portion to allow material to flow through the protruding portion and onto the spout so that the material may be dispensed.Type: GrantFiled: March 17, 2005Date of Patent: November 4, 2008Assignees: C & N Packaging, Inc., Lebanon Seaboard CorporationInventors: Christopher J. Young, Brooks R. Markert, Dio C. Cavero, Stuart Leslie, Justin Waldinger
-
Patent number: 7385984Abstract: A packet processing system architecture and method are provided. According to a first aspect of the invention, a plurality of quality of service indicators are provided for a packet, each with an assigned priority, and a configurable priority resolution scheme is utilized to select one of the quality of service indicators for assigning to the packet. According to a second aspect of the invention, wide data paths are utilized in selected areas of the system, while avoiding universal utilization of the wide data paths in the system. According to a third aspect of the invention, one or more stacks are utilized to facilitate packet processing. According to a fourth aspect of the invention, a packet size determiner is allocated to a packet from a pool of packet size determiners, and is returned to the pool upon or after determining the size of the packet.Type: GrantFiled: March 30, 2004Date of Patent: June 10, 2008Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Michael M. Yip, Christopher J. Young
-
Patent number: 7304996Abstract: Disclosed is a system and method for assembling a data packet. The system can be implemented as four memory elements associated with one or more processors. The first memory element stores a sequence number and a sub-channel identifier for an incoming data packet. The second memory element stores a revised packet fragment. The third memory element stores an unrevised packet fragment. The fourth memory element stores a starting address. In the system, the starting address may be the starting address of the revised packet fragment or the unrevised packet fragment wherein the first memory element identifies portions of the fourth memory element associated with the sequence number. The one or more processors are configured to create a modified data packet by combining the unrevised packet fragments and the revised packet fragment, wherein the modified data packet is associated with the sequence number and sub-channel identifier.Type: GrantFiled: March 30, 2004Date of Patent: December 4, 2007Assignee: Extreme Networks, Inc.Inventors: Erik R. Swenson, Christopher J. Young
-
Patent number: 7292591Abstract: A packet processing system architecture and method are provided. According to a first aspect of the invention, packet parser functions are distributed throughout a packet processing system comprising a packet classification system and a packet modification system. According to a second aspect of the invention, an egress mirroring function is provided to the system. According to a third aspect of the invention, a multi-dimensional quality of service indicator for a packet is provided. According to a fourth aspect of the invention, a cascaded combination of multiple, replicated packet processing systems is used to process a packet. A fifth aspect of the invention involves any combination of one or more of the foregoing.Type: GrantFiled: March 30, 2004Date of Patent: November 6, 2007Assignee: Extreme Networks, Inc.Inventors: David K. Parker, Erik R. Swenson, Michael M. Yip, Christopher J. Young
-
Patent number: 7185216Abstract: Systems of and methods for processing data for communication between a sender and a receiver are described. In one embodiment, the phase of a first clock is used to select between first and second portions of data from the sender. The selected data is then synchronized, for communication to the receiver, to a second clock having a frequency which is an integer multiple of that of the first clock, wherein the integer multiple is two or more. The first and second portions of the data may be provided to the same output pins in this embodiment for communication to the receiver. In a second embodiment, first and second portions of data from the sender are clocked in using first and second edges, respectively, of a first clock. The first and second edges have a first polarity if a first pre-determined mode is in effect, and have a second polarity if a second pre-determined mode is in effect. Data derived from the clocked in data is then synchronized, for communication to the receiver, to a second clock.Type: GrantFiled: September 4, 2003Date of Patent: February 27, 2007Assignee: Extreme Networks, Inc.Inventors: Nitin Bhandari, Erik R. Swenson, Christopher J. Young
-
Patent number: 6439442Abstract: A lid to dispense granular material. The lid includes a hole through which the granular material may flow and is closable by a combination seal and dispenser slidably mounted thereto. The dispenser has exit passages when extended located outwardly of the lid rim. A guide wall mounted to the lid main body extends into the seal and dispenser passage.Type: GrantFiled: May 9, 2001Date of Patent: August 27, 2002Assignee: C&N Packaging, Inc.Inventors: Brooks R. Markert, Christopher J. Young