Abstract: A method for employing architectural support for modulo-scheduled loop pipelining provided in modern processors in order to write more flexible, more efficient, and a greater variety of enhanced modulo-scheduled loops. A described embodiment of the present invention allows for arbitrary selection of any rotating predicate register to control the transition from kernel phase to epilog phase, and thereby enable multiple, parallel streams of execution within a software-pipelined loop.