Abstract: A method for creating a relation tree including scanning a storage device for digital images and performing at least one facial analysis on individuals in the digital images, identifying members of a nuclear family and an association of an individual from the digital images with the nuclear family in response to at least one of the facial analysis, and organizing the relation tree such that the nuclear family is linked with the associated individual.

Abstract: A method for increasing simulation speed is achieved by implementing a sequence of executable embodiments of digital, analog, mixed-signal or full-wave components are substituted during the process. The substituted embodiments represent more optimal instruction sequences, reconfigurable logic configurations or combinations thereof which may only be a valid representation of the model being simulated, subject to specific operating conditions.

Abstract: An innovative method is taught for accelerating the simulation rate of differential equation systems having behavior piece-wise continuous in both value and time. Specifically, a system of differential equations representing the behavior of a physical system comprised of electronic, optical, or mechanical components may be simulated more rapidly using this method. The method utilizes incremental and iterative reconfiguration of digital logic wherein each configuration of the logic operates to yield a unique future value or range of values for each time-varying state variable within a system of equations representing a linear approximation of the original differential equation system for state variable values defined initially or at the onset of an iteration. Various configurations of the digital logic may be pre-computed or computed on demand, optionally caching such configurations for subsequent reuse.

Abstract: A method is taught for increasing the steady-state verification speed of analog and mixed signal design through increased simulation speed, model abstraction by probing an existing component model or actual device and formal comparison of distinct component models. The innovative method taught here incrementally generates processor instructions optimized for operating the analog solver around a specific set of values (the operating context), caches sequences and applies the currently applicable operating context at each point in the simulation. The invention discloses a method for semi-automatically generating a mixed-signal or analog model based on iterative probing of an existing device or behavioral simulation. The invention teaches a method for model abstraction to alter the level of detail present in a running simulation. A means for graphically evaluating the match quality constitutes the final innovative step.

Abstract: A fiber reinforced polymer material having an improved combination of characteristics. The polymer material generally comprises a fiber reinforced polymer resin containing reinforcing fibers and having a porosity between about 0% to about 95% by volume of the polymer material. The fiber reinforced polymer material may form a panel or substrate material that helps resist impact and/or environmental loading. Typically, such a material includes a fiber reinforced thermoplastic or thermoset support layer that has a skin layer on one or both sides, which are joined to one another to form the substrate or panel material. The exterior skin layer typically includes a polymer resin that may also include a support structure, such as reinforcing fibers.

Abstract: A method for determining the physical coordinates of a VoIP phone and transmitting the physical coordinates to an emergency services call center or the like comprises the steps of determining the physical coordinates of the VoIP phone using signals from a GPS or cellular network, placing a call to an emergency services call center using the VoIP phone, and automatically transmitting the physical coordinates of the VoIP phone to the emergency services call center.

Abstract: Multi-layer composite structures offer improved weatherability and adhesion to fiber-reinforced plastic substrates when compared to structures now available. These composites have an outer layer made from a polyacrylate, a second layer made from an acrylonitrile-styrene-acrylate rubber terpolymer; a third layer made from an ABS polymer; and optionally a fourth layer made from a polyacrylate. The layers include one or more layers having an improvement selected from among: (a) the improvement wherein the second layer is made from an acrylate-modified acrylonitrile-styrene-acrylate rubber terpolymer; (b) the improvement wherein the third layer is a modified ABS that further includes a polymer modifier that decreases the softening of the ABS on contact with styrene, and an acrylonitrile-styrene-acrylate rubber terpolymer; and (c) the improvement wherein the fourth layer is present and is a polyacrylate. This composite can be applied to a fiber-reinforced plastic substrate such as fiberglass as a coating.

Abstract: A method is taught for increasing the steady-state verification speed of analog and mixed signal design through increased simulation speed, model abstraction by probing an existing component model or actual device and formal comparison of distinct component models.

Abstract: A means of increasing the steady-state simulation speed of a design comprising digital, analog, mixed-signal and full-wave components is taught using general purpose processors and electronically re-configurable logic.

Abstract: An apparatus and method for semi-automated generation and application of language conformity tests is disclosed. Generation is based on interpretative or compiled processing of a generator-oriented, formal language specification embodying lexical, syntactic and semantics aspects of a language standard as well as specific test strategies. Such test strategies control the order and extent of the test sequence generated and applied. Both test case generation and application of test cases may occur in parallel.

Abstract: An apparatus and method for performing multithreaded operations includes partitioning the general purpose and/or floating point processor registers into register subsets, including overlapping register subsets, allocating the register subsets to the threads, and managing the register subsets during thread switching. Register overwrite buffers preserve thread resources in overlapping registers during the thread switching process. Thread resources are loaded into the corresponding register subsets or, when overlapping register subsets are employed, into either the corresponding register subset or the corresponding register overwrite buffer. A thread status register is utilized by a thread controller to keep track of READY/NOT-READY threads, the active thread, and whether single-thread or multithread operations are permitted. Furthermore, the registers in the register subsets include a thread identifier field to identify the corresponding thread.

Abstract: In a computer system and a processor which has the capability to do multithreaded processor, the computer system and processor use idle register/storage functional units within the processor core to transfer the state of a thread out of the processor to memory or from memory to the processor core. The register/storage functional units are interrogated dynamically so that this transfer occurs only when the register/storage functional units are idle and not being used for normal instructions. Thus, a state may be transferred in whole if there are many cycles when the register/storage functional unit is idle or it may be transferred in part if there an insufficient number of no-op instructions for the entire state. A context switch unit in the processor then has appropriate registers and logic control to keep track of the state of the thread that is being “idly” transferred and then transfer the remaining registers when a register/storage functional is available or “idle.

Abstract: A method and apparatus for maintaining coherence between shared data stored within a plurality of memory devices, each memory device residing in a different node within a tightly coupled multiprocessor system. Each node includes a "local coherence unit" and an associated processor. A cache unit is associated with each memory/processor pair. Each local coherence unit maintains a table which indicates whether the most current copy of data stored within the node resides in the local memory, in the local cache, or in a non-local cache. The present invention includes a "global coherence" unit coupled to each node via the logical interconnect. The global coherence unit includes a interconnect monitoring device and a global coherence table. When data which resides within the memory of a first node is transferred to a second node, the interconnect monitoring device updates the global coherence table to indicate that the data is being shared.

Abstract: A method and system for providing cache coherence despite unordered interconnect transport. In a computer system of multiple memory devices or memory units having shared memory and an interconnect characterized by unordered transport, the method comprises sending a request packet over the interconnect from a first memory device to a second memory device requiring that an action be carried out on shared memory held by the second memory device. If the second memory device determines that the shared memory is in a transient state, the second memory device returns the request packet to the first memory device; otherwise, the request is carried out by the second memory device. The first memory device will continue to resend the request packet each time that the request packet is returned.

Abstract: A distributed, compiler-oriented database is disclosed with operating modes including parallel compilation, parallel simulation and parallel execution of computer programs and hardware models. The invention utilizes a hardware apparatus consisting of shared memory multiprocessors, optionally augmented by processors with re-configurable logic execution pipelines or independently scheduled re-configurable logic blocks and a software database apparatus, manifest in the hardware apparatus, in order to efficiently support parallel database clients such as a source code analyzer, an elaborator, an optimizer, mapping and scheduling, code generation, linking/loading, execution/simulation, debugging, profiling, user interface and a file interface.

Abstract: Compile and/or run time instruction scheduling is used in a multiprocessing system to reorder memory access instructions such that a strongly consistent programming model is emulated in a fashion transparent to the programmer. The multiprocessing system detects potential shared memory conflicts, avoiding these conflicts by restarting operation of the affected processing unit at a predetermined previous state, previously archived in a rollback register set, and resuming instruction execution from that state.

Abstract: A processor includes an alias unit having high-speed memory storage locations allocated at compile time for variable-sized data objects. The storage locations are accessed through a table of alias entries that consist of a base address in the processor memory to which the alias entry is aliased, the number of bytes in the alias entry, and a base address that points to the first byte of alias buffer memory representing the value of the alias entry. Each alias entry is given a unique name from a small name space that is encoded into relevant machine opcodes. The names are used to reference the data objects. The processor can optionally include a data cache and can be used in either single processor or multi-tasking environments. Reference to a memory location address associated with an alias register entry would be redirected to the intermediate storage.

Abstract: A method and system for providing cache coherence despite unordered interconnect transport. In a computer system of multiple memory devices or memory units having shared memory and an interconnect characterized by unordered transport, the method comprises sending a request packet over the interconnect from a first memory device to a second memory device requiring that an action be carried out on shared memory held by the second memory device. If the second memory device determines that the shared memory is in a transient state, the second memory device returns the request packet to the first memory device; otherwise, the request is carried out by the second memory device. The first memory device will continue to resend the request packet each time that the request packet is returned.

Abstract: A variable inductance transducer includes a winding which is wound about a cylindrical former and a tubular member formed from electrically conductive material which is located about the winding and is movable axially relative thereto. The tubular member is provided with a number of apertures along its length in order to improve the linearity of the transducer.

Abstract: Powder mass flow rates are measured by constraining the powder to flow within an apparatus which injects a charge into the powder at a first position and measures at a plurality of positions downstream from the first position the charge remaining in the powder and means for calculating from the injected and remaining charge the powder mass flow.