Patents by Inventor Chuan-Yu Wu
Chuan-Yu Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240108592Abstract: Provided is a method for treating cancer by administering to a subject in need thereof with a pharmaceutical composition including a benzenesulfonamide derivative in combination with a cancer immunotherapeutic agent such as the immune check point inhibitor (ICI).Type: ApplicationFiled: September 19, 2023Publication date: April 4, 2024Applicant: Gongwin Biopharm Co., LtdInventors: Shun-Chi WU, Chuan-Ching YANG, Zong-Yu YANG, Chia-En LIN, Mao-Yuan LIN
-
Patent number: 7443282Abstract: A system and method, including software and hardware, for providing an accurate, real-time, and synchronized view of supply chain information. The system utilizes various RFID technologies (like an RFID tag, an RFID reader, and an RFID middleware software) to collect and manage data in real time. It then implements a synchronization mechanism to synchronize supply chain data from various data sources within and across a company in near real time fashion to allow different types of enterprise users, both internal and external, to access the synchronized information and take synchronized action within an appropriate timeframe.Type: GrantFiled: May 5, 2005Date of Patent: October 28, 2008Assignee: Industrial Technology Research InstituteInventors: Mengru Tu, Kuo-Sue Lo, Chuan-Yu Wu, Cheng-Wei Huang, Ho-Chun Lei
-
Publication number: 20060250248Abstract: A system and method, including software and hardware, for providing an accurate, real-time, and synchronized view of supply chain information. The system utilizes various RFID technologies (like an RFID tag, an RFID reader, and an RFID middleware software) to collect and manage data in real time. It then implements a synchronization mechanism to synchronize supply chain data from various data sources within and across a company in near real time fashion to allow different types of enterprise users, both internal and external, to access the synchronized information and take synchronized action within an appropriate timeframe.Type: ApplicationFiled: May 5, 2005Publication date: November 9, 2006Inventors: Mengru Tu, Kuo-Sue Lo, Chuan-Yu Wu, Cheng-Wei Huang, Ho-Chun Lei
-
Patent number: 7043598Abstract: In a memory device with a bank of N memory blocks, an address is generated for a first and a second one of the blocks. The first and second addresses include addresses for current first and second possible “refresh blocks”. If its memory block does not contend with the current first possible refresh block, an externally generated access to one of the N memory blocks is permitted and at least a portion of the refresh block is refreshed during a certain interval. In another aspect, the externally generated access is permitted and at least a portion of the current second possible refresh block is refreshed during the same certain interval if: i) the memory block of the externally generated access contends with the current first possible refresh block and ii) the current first and second possible refresh blocks are different ones of the N memory blocks.Type: GrantFiled: December 31, 2001Date of Patent: May 9, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chuan-Yu Wu, Jia-Ming Yang, Chris Huang
-
Publication number: 20050171910Abstract: A method for integrating enterprise collaborative operations in the product lifecycle management (PLM) and a system thereof are proposed. The system comprises at least a message server, at least a web server, a system engineering service platform server, at least a PLM application system server and an enterprise portal server. The system can build a system integration environment between customers, central manufacturers, and providers and offer a collaborative platform between enterprises. Information can thus be interchanged in real time in this system integration environment in the whole PLM from idea through specification requirement, design, development, manufacturing to termination, thereby providing a system integration method and environment for collaborative management, development, manufacturing and marketing between enterprises, providers and customers.Type: ApplicationFiled: February 2, 2004Publication date: August 4, 2005Inventors: Chuan-Yu Wu, Chao-Hung Wang, Sung-Ping Cheng, Der-Lind Duh, Chii-Yah Yuan, Jen-Yau Kuo
-
Publication number: 20030126357Abstract: In a memory device with a bank of N memory blocks, an address is generated for a first and a second one of the blocks. The first and second addresses include addresses for current first and second possible “refresh blocks”. If its memory block does not contend with the current first possible refresh block, an externally generated access to one of the N memory blocks is permitted and at least a portion of the refresh block is refreshed during a certain interval. In another aspect, the externally generated access is permitted and at least a portion of the current second possible refresh block is refreshed during the same certain interval if: i) the memory block of the externally generated access contends with the current first possible refresh block and ii) the current first and second possible refresh blocks are different ones of the N memory blocks.Type: ApplicationFiled: December 31, 2001Publication date: July 3, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chuan-Yu Wu, Jia-Ming Yang, Chris Huang
-
Patent number: 5995438Abstract: A synchronous dynamic RAM capable of segmentally precharging each memory bank. In this SDRAM, each memory bank is divided into multiple memory blocks. Each of these memory blocks internally has its own row access circuitry, but performs independent precharging operation. Access to the memory bank can be cooperative externally, and precharge operation can be separately applied to these memory blocks while allowing utilization of row cache that is available on other blocks. The SDRAM further includes a control device for generating a dedicated precharge signal to each memory block according to a precharge signal for each memory bank. Each dedicated precharge signal independently precharges the corresponding memory block regardless of the access operations executed by other memory blocks.Type: GrantFiled: August 7, 1998Date of Patent: November 30, 1999Assignee: Powerchip Semiconductor Corp.Inventors: Terry Jeng, Chuan-Yu Wu, Jason Hou
-
Patent number: 5936903Abstract: A synchronous dynamic RAM capable of segmentally precharging each memory bank. In this SDRAM, each memory bank is divided into multiple memory blocks. Each of these memory blocks internally has its own row access circuitry, but performs independent precharging operation. Access to the memory bank can be cooperative externally, and precharge operation can be separately applied to these memory blocks while allowing utilization of row cache that is available on other blocks. The SDRAM further includes a control device for generating a dedicated precharge signal to each memory block according to a precharge signal for each memory bank. Each dedicated precharge signal independently precharges the corresponding memory block regardless of the access operations executed by other memory blocks.Type: GrantFiled: August 7, 1998Date of Patent: August 10, 1999Assignee: Powerchip Semiconductor Corp.Inventors: Terry Jeng, Chuan-Yu Wu, Jason Hou
-
Patent number: 5825710Abstract: A synchronous dynamic RAM capable of segmentally precharging each memory bank. In this SDRAM, each memory bank is divided into multiple memory blocks. Each of these memory blocks internally has its own row access circuitry, but performs independent precharging operation. Access to the memory bank can be cooperative externally, and precharge operation can be separately applied to these memory blocks while allowing utilization of row cache that is available on other blocks. The SDRAM further includes a control device for generating a dedicated precharge signal to each memory block according to a precharge signal for each memory bank. Each dedicated precharge signal independently precharges the corresponding memory block regardless of the access operations executed by other memory blocks.Type: GrantFiled: February 26, 1997Date of Patent: October 20, 1998Assignee: Powerchip Semiconductor Corp.Inventors: Terry Jeng, Chuan-Yu Wu, Jason Hou
-
Patent number: 5805010Abstract: A low-current source circuit for generating a constant current and a reference voltage from a fluctuating voltage source is disclosed. A resistive circuit is electrically connected to the voltage source for determining amount of the constant current. A charging circuit is electrically connected to a second lead of the resistive circuit and the voltage source for supporting a charging path for the voltage source. A current output circuit is electrically connected to the second lead of the resistive circuit for outputting the constant current. A stabilizing circuit is electrically connected between the second lead of the resistive circuit and a control lead of the current output circuit for stabilizing the current output circuit. A reference voltage circuit is electrically connected to an output lead and the control lead of the current output circuit for generating the reference voltage.Type: GrantFiled: December 3, 1996Date of Patent: September 8, 1998Assignee: Powerchip Semiconductor Corp.Inventor: Chuan-Yu Wu
-
Patent number: 5801580Abstract: A self-biased voltage-regulated current source is disclosed. The present invention includes a current source circuit for generating a constant output current; a voltage source for supplying an unstable voltage for the current source circuit; a regulating circuit for generating a regulated voltage coupled to the current source circuit; and a bias circuit, coupled to the regulating circuit, for generating a bias current to the regulating circuit and the current source circuit, where the bias current is greater than the output current of the current source circuit.Type: GrantFiled: November 26, 1996Date of Patent: September 1, 1998Assignee: Powerchip Semiconductor Corp.Inventor: Chuan-Yu Wu