Patents by Inventor Chun-Sheng Chang
Chun-Sheng Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240187705Abstract: A server for handling violation in a live streaming platform, comprising: transmitting a first information of a first violation of a first user to a first user terminal of the first user, wherein the first information includes information of setting the status of the first user terminal from first status to second status; in response to a first operation on the first information from the first user terminal, setting the status of the first user terminal from first status to third status; wherein the functions in the second status are more limited than the functions in the third status. The present disclosure may help the server with managing the status of each user in an easier and more efficient way and the user experience may also be enhanced.Type: ApplicationFiled: July 12, 2023Publication date: June 6, 2024Inventors: Chun-Sheng HSU, Chia-Han CHANG
-
Publication number: 20240178961Abstract: In an aspect of the disclosure, a method, a computer-readable medium, and an apparatus are provided. The apparatus may be a first wireless device. The first wireless device receives, from a base station, a configuration of first reference signals on a first time-frequency resource. The first wireless device measures the first reference signals received from the base station to obtain first measurements for a direct path between the base station and the first wireless device. The first wireless device obtains second measurements for an indirect path between the base station and the first wireless device via a second wireless device. The first wireless device selects a communication path from the direct path and the indirect path based at least in part on the first measurements and the second measurements.Type: ApplicationFiled: November 17, 2023Publication date: May 30, 2024Inventors: Lung-Sheng Tsai, Chun-Hao Fang, Wei-Kai Chang, Chia-Hao Yu, Pei-Kai Liao
-
Publication number: 20240172083Abstract: A first wireless device receives, from a base station, a configuration of first reference signals to be transmitted on a first time-frequency resource and a configuration of second reference signals to be transmitted on a second time-frequency resource. The first wireless device measures one of the first reference signals and the second reference signals. The first wireless device switches to measuring the other one of the second reference signals, wherein the first reference signals are measured to generate first measurements and the second reference signals are measured to generate second measurements. The first wireless device obtains a selection of a communication path, for communicating data between the base station and the first wireless device. The first wireless device obtains a first radio frequency (RF) signal from one or more RF signals carried through the communication path.Type: ApplicationFiled: November 17, 2023Publication date: May 23, 2024Inventors: Lung-Sheng Tsai, Chun-Hao Fang, Wei-Kai Chang, Chia-Hao Yu, Pei-Kai Liao
-
Publication number: 20240172258Abstract: A first wireless device reports to a base station at least one of (a) a capability of the first wireless device for path selection or path combining and (b) a supported frequency range on the second time-frequency resource. The first wireless device receives, from the base station, first control information indicating whether the first wireless device should receive data on the first time-frequency resource from the base station, on the second time-frequency resource from the second device, or both the first and second time-frequency resources, wherein the data are transmitted from the base station on the first time-frequency resource. The first wireless device receives the data based on the first control information.Type: ApplicationFiled: November 17, 2023Publication date: May 23, 2024Inventors: Lung-Sheng Tsai, Chun-Hao Fang, Wei-Kai Chang, Chia-Hao Yu, Pei-Kai Liao
-
Patent number: 11990889Abstract: A bulk acoustic wave resonator and a formation method thereof are provided. The method for forming the bulk acoustic wave resonator includes forming a sacrificial structure on a substrate. A seed layer is formed on the sacrificial structure. A bottom electrode is formed on the seed layer. A piezoelectric layer is formed on the bottom electrode. A top electrode is formed on the piezoelectric layer. The sacrificial structure is removed to form a cavity. The seed layer is etched through the cavity.Type: GrantFiled: December 28, 2020Date of Patent: May 21, 2024Assignee: WIN SEMICONDUCTORS CORP.Inventors: Kuo-Lung Weng, Chia-Ta Chang, Tzu-Sheng Hsieh, Chun-Ju Wei
-
Publication number: 20240161968Abstract: A planar transformer is configured on a multi-layer circuit board of a resonant converter. The planar transformer includes multiple layers of primary-side traces, multiple layers of secondary-side traces, and an iron core. The primary-side traces serve as a primary-side coil of the transformer to generate a first direction magnetic flux when the resonant converter operates. The secondary-side traces serve as a secondary-side coil of the transformer to generate a second direction magnetic flux when the resonant converter operates. The primary-side traces and the secondary-side traces surround a first core pillar and the second core pillar, and the primary-side traces and the secondary-side traces are configured in a specific stacked structure on the multi-layer circuit board, so that a magnetomotive force of the planar transformer can maintain balance during the operation of the resonant converter.Type: ApplicationFiled: November 13, 2023Publication date: May 16, 2024Inventors: Yi-Hsun CHIU, Yi-Sheng CHANG, Chun-Yu YANG, Meng-Chi TSAI
-
Publication number: 20240161966Abstract: A planar magnetic component is arranged on a circuit board of a resonant converter, and the resonant converter includes a primary-side circuit and a secondary-side circuit. The planar magnetic component includes an inductor trace, a primary-side trace, a secondary-side trace, and an iron core assembly. The iron core assembly includes an inductor iron core and an iron core. The primary-side trace surrounds the first through hole in a first direction and surrounds the second through hole in a second direction to form an ?-shaped trace. The inductor trace is formed on the primary-side layer board and coupled to the primary-side trace, and two ends of the inductor trace form an input terminal and an output terminal of the planar magnetic component.Type: ApplicationFiled: November 13, 2023Publication date: May 16, 2024Inventors: Yi-Sheng CHANG, Chien-An LAI, Yi-Hsun CHIU, Chun-Yu YANG
-
Publication number: 20240162833Abstract: A power supply unit supplies power to a load, and the power supply unit includes a power factor corrector, a DC conversion module, and an isolated conversion module. The power factor corrector is plugged into a first main circuit board and converts an AC power into a DC power. The DC conversion module is plugged into the first main circuit board and converts the DC power into a main power. The isolated conversion module includes a bus capacitor, the bus capacitor is coupled to the DC conversion module through a first power copper bar, and coupled to the power factor corrector through a second power copper bar. The first power copper bar and the second power copper bar are arranged on a side opposite to the first main circuit board, and are arranged in parallel with the first main circuit board.Type: ApplicationFiled: November 13, 2023Publication date: May 16, 2024Inventors: Yi-Sheng CHANG, Cheng-Chan HSU, Chia-Wei CHU, Chun-Yu YANG, Deng-Cyun HUANG, Yi-Hsun CHIU, Chien-An LAI, Yu-Tai WANG, Chi-Shou HO, Zhi-Yuan WU, Ko-Wen LU
-
Patent number: 11978664Abstract: A method includes forming a first conductive feature over a semiconductor substrate, forming an ILD layer over the first conductive feature, patterning the ILD layer to form a trench, and forming a conductive layer over the patterned ILD layer to fill the trench. The method further includes polishing the conductive layer to form a via contact configured to interconnect the first conductive feature with a second conductive feature, where polishing the conductive layer exposes a top surface of the ILD layer, polishing the exposed top surface of the ILD layer, such that a top portion of the via contact protrudes from the exposed top surface of the ILD layer, and forming the second conductive feature over the via contact, such that the top portion of the via contact extends into the second conductive feature.Type: GrantFiled: July 29, 2022Date of Patent: May 7, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Pang-Sheng Chang, Chao-Hsun Wang, Kuo-Yi Chao, Fu-Kai Yang, Mei-Yun Wang, Li-Chieh Wu, Chun-Wei Hsu
-
Publication number: 20240145555Abstract: Semiconductor structures and processes are provided. A semiconductor structure of the present disclosure includes a first base portion and a second base portion extending lengthwise along a first direction, a first source/drain feature disposed over the first base portion, a second source/drain feature disposed over the second base portion, a center dielectric fin sandwiched between the first source/drain feature and the second source/drain feature along a second direction perpendicular to the first direction, and a source/drain contact disposed over the first source/drain feature, the second source/drain feature and the center dielectric fin. A portion of the source/drain contact extends between the first source/drain feature and the second source/drain feature along the second direction.Type: ApplicationFiled: January 10, 2023Publication date: May 2, 2024Inventors: Ming-Heng Tsai, Chih-Hao Chang, Chun-Sheng Liang, Ta-Chun Lin
-
Publication number: 20240134470Abstract: An electronic device includes a first insulating layer, a first conductive portion, a second conductive portion, a transistor, and an electronic unit. The first insulating layer has a first opening penetrating the first insulating layer along a first direction. The first conductive portion is disposed in the first opening. The second conductive portion is electrically connected to the first conductive portion. The transistor is electrically connected to the second conductive portion. The electronic unit is electrically connected to the first conductive portion. In a cross-sectional view of the electronic device, the electronic unit and the second conductive portion are disposed on two opposite sides of the first insulating layer respectively, the first conductive portion has a first length along a second direction perpendicular to the first direction, the second conductive portion has a second length along the second direction, and the first length is different from the second length.Type: ApplicationFiled: January 4, 2024Publication date: April 25, 2024Applicant: InnoLux CorporationInventors: Po-Yang Chen, Hsing-Yuan Hsu, Tzu-Min Yan, Chun-Hsien Lin, Kuei-Sheng Chang
-
Publication number: 20240130038Abstract: A transmission device for suppressing the glass-fiber effect includes a circuit board and a transmission line. The circuit board includes a plurality of glass fibers, so as to define a fiber pitch. The transmission line is disposed on the circuit board. The transmission line includes a plurality of non-parallel segments. Each of the non-parallel segments of the transmission line has an offset distance with respect to a reference line. The offset distance is longer than or equal to a half of the fiber pitch.Type: ApplicationFiled: November 23, 2022Publication date: April 18, 2024Applicants: UNIMICRON TECHNOLOGY CORP., National Taiwan UniversityInventors: Chin-Hsun WANG, Ruey-Beei Wu, Ching-Sheng Chen, Chun-Jui Hung, Wei-Yu Liao, Chi-Min Chang
-
Publication number: 20240128626Abstract: A transmission device includes a daisy chain structure composed of at least three daisy chain units arranged periodically and continuously. Each of the daisy chain units includes first, second and third conductive lines, and first and second conductive pillars. The first and second conductive lines at a first layer extend along a first direction and are discontinuously arranged. The third conductive line at a second layer extends along the first direction and is substantially parallel to the first and second conductive lines. The first conductive pillar extends in a second direction. The second direction is different from the first direction. A first part of the first conductive pillar is connected to the first and third conductive lines. The second conductive pillar extends in the second direction. A first part of the second conductive pillar is connected to the second and third conductive lines.Type: ApplicationFiled: November 25, 2022Publication date: April 18, 2024Applicants: UNIMICRON TECHNOLOGY CORP., National Taiwan UniversityInventors: Yu-Kuang WANG, Ruey-Beei Wu, Ching-Sheng Chen, Chun-Jui Huang, Wei-Yu Liao, Chi-Min Chang
-
Publication number: 20240105805Abstract: Semiconductor structures and methods for manufacturing the same are provided. The semiconductor structure includes channel structures vertically stacked over a substrate and a source/drain structure laterally attached to the channel structures in the first direction. The semiconductor structure also includes a dielectric wall structure laterally attached to the channel structures in the second direction. The second direction is different from the first direction. In addition, the dielectric wall structure includes a bottom portion and a cap layer formed over the bottom portion. The semiconductor structure also includes an isolation feature vertically overlapping the cap layer of the dielectric wall structure and a gate structure formed around the channel structures and covering a sidewall of the isolation feature.Type: ApplicationFiled: February 2, 2023Publication date: March 28, 2024Inventors: Chun-Sheng LIANG, Hong-Chih CHEN, Ta-Chun LIN, Shih-Hsun CHANG, Chih-Hao CHANG
-
Patent number: 11942380Abstract: A method includes forming a dummy pattern over test region of a substrate; forming an interlayer dielectric (ILD) layer laterally surrounding the dummy pattern; removing the dummy pattern to form an opening; forming a dielectric layer in the opening; performing a first testing process on the dielectric layer; performing an annealing process to the dielectric layer; and performing a second testing process on the annealed dielectric layer.Type: GrantFiled: October 26, 2020Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Shiang Lin, Chia-Cheng Ho, Chun-Chieh Lu, Cheng-Yi Peng, Chih-Sheng Chang
-
Publication number: 20240090210Abstract: A semiconductor device includes first nanostructures vertically separated from one another, a first gate structure wrapping around each of the first nanostructures, and second nanostructures vertically separated from one another. The semiconductor device also includes a second gate structure wrapping around the second nanostructures, a first drain/source structure coupled to a first end of the first nanostructures, a second drain/source structure coupled to both of a second end of the first nanostructures and a first end of the second nanostructures, and a third drain/source structure coupled to a second end of the second nanostructures. The first drain/source structure has a first doping type, the second and third drain/source structures have a second doping type, and the first doping type is opposite to the second doping type.Type: ApplicationFiled: November 22, 2023Publication date: March 14, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Sheng Chang, Chia-En Huang, Chun Chung Su, Wen-Hsing Hsieh
-
Patent number: 11922855Abstract: An information handling system includes a host processing system and a Liquid Crystal Display device. The host processing system includes a graphics processing unit (GPU) and the LCD device includes a memory device and a DisplayPort Configuration Data (DPCD) register. The host processing system 1) determines whether the first GPU supports a Dynamic Display Shifting (DDS) mode, 2) when the GPU does not support the DDS mode, provides a first indication to the LCD device that the GPU does not support the DDS mode, and 3) when the GPU supports the DDS mode, provides a second indication to the LCD device that the GPU supports the DDS mode. The LCD device retrieves a Panel Self Refresh (PSR) setting from the memory device and stores the PSR setting to the DPCD register in response to the first indication, and retrieves a DDS setting from the memory and stores the DDS setting to the DPCD register in response to the second indication.Type: GrantFiled: January 31, 2022Date of Patent: March 5, 2024Assignee: Dell Products L.P.Inventors: Chun-Yi Chang, Yi-Fan Wang, Meng-Feng Hung, No-Hua Chuang, Yu Sheng Chang
-
Patent number: 11914804Abstract: A touch display device is provided in this disclosure. The touch display device includes a substrate, a first conductive layer, a second conductive layer, a stacked structure, an inorganic light emitting unit, and a touch sensing circuit. The first conductive layer is disposed on the substrate. The first conductive layer includes a gate electrode. The second conductive layer is disposed on the first conductive layer. The second conductive layer includes a source electrode and a drain electrode. The stacked structure is disposed on the substrate. The stacked structure includes a conductive channel and a sensing electrode. The inorganic light emitting unit is disposed on the stacked structure. The inorganic light emitting unit is electrically connected with the drain electrode via the conductive channel. The touch sensing circuit is electrically connected with the sensing electrode.Type: GrantFiled: March 10, 2022Date of Patent: February 27, 2024Assignee: InnoLux CorporationInventors: Po-Yang Chen, Hsing-Yuan Hsu, Tzu-Min Yan, Chun-Hsien Lin, Kuei-Sheng Chang
-
Patent number: 11914860Abstract: A processor receives, from an input device, input data for processing. Upon determining that the input data corresponds to an artificial intelligence (AI) application, the processor generates an AI command for performing read or write operations for a memory device that is configured to store data for a plurality of applications including the AI application, the AI command characterized by an operational code and including information about one or more components of the AI application corresponding to the input data. The processor sends the AI command and the input data to a storage controller managing the memory device, wherein the read or write operations for the memory device are performed by the storage controller using the operational code and the information included in the AI command. The processor receives, from the storage controller, a result of the read or write operations performed on the memory device.Type: GrantFiled: August 20, 2018Date of Patent: February 27, 2024Assignee: Macronix International Co., Ltd.Inventors: Chun-Hung Lai, Hung-Sheng Chang
-
Publication number: 20070064924Abstract: A method for configuring an interface device and a protection device in a digital communication system. The interface device has a first port for communicating with other devices, the first port being in a high-impedance state when the interface device fails. The protection device has a second port for replacing the communication of the interface device when the interface device fails, the second port being in a high-impedance state when the protection device is not in the replacing state. The primary winding of a first transformer is in series connection with the first port, and the primary winding of a second transformer is in series connection with the second port. The secondary winding of the first transformer and the secondary winding of the second transformer are connected in parallel. The resultant configuration makes the system simplified, compact, economic and easy for maintenance.Type: ApplicationFiled: September 7, 2005Publication date: March 22, 2007Applicant: Loop Telecommunication International, Inc.Inventors: Chun-Sheng Chang, Tung-Cheng Chiang