Patents by Inventor Chun Shiah
Chun Shiah has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240023323Abstract: A semiconductor memory structure includes a semiconductor substrate, a plurality of DRAM (dynamic random access memory) cells, a bit line, a sense amplifier, and a local word line. The semiconductor substrate has a top surface. Each DRAM cell includes an access transistor and a storage capacitor. The bit line has a first terminal extended along the plurality of DRAM cells to a second terminal, and the bit line is coupled to each access transistor of the plurality of DRAM cells. The sense amplifier is coupled to the first terminal of the bit line. The local word line is connected to a gate conductive region of an access transistor of a first DRAM cell in the plurality of DRAM cells. A rising time or a falling time of a voltage signal in the local word line is less than 4 ns.Type: ApplicationFiled: July 14, 2023Publication date: January 18, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Chun Shiah
-
Publication number: 20230420028Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word-line coupled to a gate terminal of the access transistor. During the period between the word-line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: ApplicationFiled: September 1, 2023Publication date: December 28, 2023Applicant: ETRON TECHNOLOGY, INC.Inventors: Chao-Chun LU, Bor-Doou RONG, Chun SHIAH
-
Patent number: 11798613Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word-line coupled to a gate terminal of the access transistor. During the period between the word-line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: GrantFiled: April 7, 2021Date of Patent: October 24, 2023Assignee: ETRON TECHNOLOGY, INC.Inventors: Chao-Chun Lu, Bor-Doou Rong, Chun Shiah
-
Patent number: 11789893Abstract: A memory system comprises a memory and a physical layer circuit. The memory system comprises a memory, a data bus and a single-pin STB. The memory receives a parallel command though the data bus, and receives a serial command through the STB. The physical layer circuit is configured to transmit the parallel command to the data bus. The physical layer circuit is configured to convert STB input data from the controller into the serial command and transmit the serial command to the STB.Type: GrantFiled: August 2, 2021Date of Patent: October 17, 2023Assignee: ETRON TECHNOLOGY, INC.Inventor: Chun Shiah
-
Publication number: 20230170330Abstract: The invention provides a memory module, comprising a first memory die with a first surface and a third surface opposite to the first surface, wherein a first redistribution layer and a first original pad set are formed over the first surface; a second memory die with a second surface and a fourth surface opposite to the second surface, wherein a second original pad set are formed over the second surface; a wire bonding pad set disposed over the first surface, wherein the wire bonding pad set are electrically connected with the first original pad set; and a plurality of wires bonded to the wire bonding pad set, wherein the first memory die is bonded to the second memory die, the first surface faces the second surface, and the second original pad set are electrically connected with the wire bonding pad set.Type: ApplicationFiled: November 30, 2022Publication date: June 1, 2023Inventor: Chun SHIAH
-
Patent number: 11646066Abstract: A memory controller includes a command processor. When an access command is performed by the memory controller, the command processor generates a row address information to the memory before issuing an active command to the memory. The row address information and the active command are issued by the command processor based on the access command.Type: GrantFiled: November 23, 2020Date of Patent: May 9, 2023Assignee: Etron Technology, Inc.Inventor: Chun Shiah
-
Publication number: 20220246199Abstract: The present invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word line coupled to a gate terminal of the access transistor. During the period between the word line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: ApplicationFiled: April 10, 2022Publication date: August 4, 2022Applicants: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Chun Shiah, Bor-Doou Rong
-
Publication number: 20220246192Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a first supplying voltage source generating a voltage level corresponding to signal ONE utilized in the DRAM chip, and a DRAM cell which includes an access transistor and a storage capacitor. Wherein a first voltage level is higher than the voltage level corresponding to signal ONE, and the first voltage level is generated by a first sustaining voltage generator. The first sustaining voltage generator is electrically coupled to the storage capacitor of the DRAM cell during a turning-off period of the access transistor of the DRAM cell. A clean up circuit is provided to mitigate the difference between the voltages of BL/BLB and the targeted reference voltage during the equalization period.Type: ApplicationFiled: January 12, 2022Publication date: August 4, 2022Applicants: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Chun Shiah, Bor-Doou Rong
-
Publication number: 20220156223Abstract: A memory system comprises a memory and a physical layer circuit. The memory system comprises a memory, a data bus and a single-pin STB. The memory receives a parallel command though the data bus, and receives a serial command through the STB. The physical layer circuit is configured to transmit the parallel command to the data bus. The physical layer circuit is configured to convert STB input data from the controller into the serial command and transmit the serial command to the STB.Type: ApplicationFiled: August 2, 2021Publication date: May 19, 2022Applicant: ETRON TECHNOLOGY, INC.Inventor: Chun SHIAH
-
Patent number: 11302383Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word-line coupled to a gate terminal of the access transistor. During the period between the word-line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: GrantFiled: March 15, 2019Date of Patent: April 12, 2022Assignees: Etron Technology, Inc., Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Bor-Doou Rong, Chun Shiah
-
Publication number: 20210303215Abstract: A memory controller includes a command processor. When an access command is performed by the memory controller, the command processor generates a column address information to the memory between issuing an active command to the memory and issuing a read or write command to the memory. The column address information and the active command are issued by the command processor based on the access command.Type: ApplicationFiled: March 25, 2021Publication date: September 30, 2021Inventor: Chun Shiah
-
Publication number: 20210295893Abstract: This invention discloses sustainable DRAM with principle power supply voltage which is unified with an external logic circuit. The DRAM circuit is configured to couple with the external logic circuit and with a principle power supply voltage source. The DRAM circuit comprises a first sustaining voltage generator and a DRAM core circuit. The first sustaining voltage generator generates a first voltage level which is higher than a voltage level corresponding to a signal ONE utilized in the DRAM circuit. The DRAM core circuit has a DRAM cell comprising an access transistor and a storage capacitor, and the storage capacitor of the DRAM cell is configured to selectively coupled to the first sustaining voltage generator. Wherein, a voltage level of the principle power supply voltage source to the DRAM circuit is the same or substantially the same as that of a principle power supply voltage source to the external logic circuit.Type: ApplicationFiled: May 28, 2021Publication date: September 23, 2021Applicant: ETRON TECHNOLOGY, INC.Inventors: Chao-Chun LU, Bor-Doou RONG, Chun SHIAH
-
Publication number: 20210225434Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word-line coupled to a gate terminal of the access transistor. During the period between the word-line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: ApplicationFiled: April 7, 2021Publication date: July 22, 2021Applicant: ETRON TECHNOLOGY, INC.Inventors: Chao-Chun LU, Bor-Doou RONG, Chun SHIAH
-
Publication number: 20210183415Abstract: A memory controller includes a command processor. When an access command is performed by the memory controller, the command processor generates a row address information to the memory before issuing an active command to the memory. The row address information and the active command are issued by the command processor based on the access command.Type: ApplicationFiled: November 23, 2020Publication date: June 17, 2021Inventor: Chun Shiah
-
Publication number: 20210103533Abstract: A memory chip includes a memory bank, an I/O data bus, and a first plurality of sensing amplifiers. The first plurality of sensing amplifiers is configured to parallelly output a first plurality of data. A width of the I/O data bus is equal to a width of the first plurality of data parallelly outputted by the first plurality of sensing amplifiers.Type: ApplicationFiled: June 18, 2020Publication date: April 8, 2021Inventor: Chun Shiah
-
Publication number: 20200185022Abstract: The invention relates to DRAM with sustainable storage architecture. The DRAM comprises a DRAM cell with an access transistor and a storage capacitor, and a word-line coupled to a gate terminal of the access transistor. During the period between the word-line being selected to turn on the access transistor and the word line being unselected to turn off the access transistor, either a first voltage level or a second voltage level is stored in the DRAM cell, wherein the first voltage level is higher than a voltage level of a signal ONE utilized in the DRAM, and the second voltage level is lower than a voltage level of a signal ZERO utilized in the DRAM.Type: ApplicationFiled: March 15, 2019Publication date: June 11, 2020Inventors: Chao-Chun Lu, Bor-Doou Rong, Chun Shiah
-
Patent number: 10387047Abstract: A memory circuit includes a plurality of banks and a controller, each bank of the plurality of banks includes a plurality of segments, and each segment of the plurality of segments includes a plurality of bit lines and a plurality of word lines. A word line switch corresponding to a word line of a segment of the memory circuit is turned on and data are written into memory cells of the segment coupled to a plurality of bit lines of the segment and corresponding to the word line in turn after the controller enables an active command corresponding to the word line. When the controller enables at least one copy row write command, the data are simultaneously written into memory cells sharing a plurality of sense amplifiers with the plurality of bit lines of the segment and corresponding to at least one another word line.Type: GrantFiled: November 21, 2016Date of Patent: August 20, 2019Assignee: Etron Technology, Inc.Inventors: Chun Shiah, Cheng-Nan Chang, Yu-Hui Sung
-
Patent number: 10255965Abstract: A memory circuit capable of being quickly written in data includes a plurality of banks, and each bank of the plurality of banks includes a plurality of segments. Each segment of the plurality of segments includes a plurality of bit line groups, and each bit line group of the plurality of bit line groups corresponds to a pre-charge line. When a predetermined signal is enabled, a potential is written into memory cells of the each segment corresponding to the each bit line group through the pre-charge line and the each bit line group.Type: GrantFiled: November 21, 2016Date of Patent: April 9, 2019Assignee: Etron Technology, Inc.Inventors: Chun Shiah, Yu-Hui Sung
-
Patent number: 10037787Abstract: A circuit for outputting information of a memory circuit during a self-refresh mode includes a driver. The driver is coupled to a self-refresh control circuit and a self-refresh address counter. The driver is used for driving a plurality of pads of the memory circuit to output information of a plurality of inner signals corresponding to a self-refresh mode signal, and output information of addresses of a plurality of word lines of the memory circuit when the self-refresh mode signal and a test mode signal are enabled and the memory circuit enters the self-refresh mode. Each word line of the plurality of word lines corresponds to an inner signal of the plurality of inner signals.Type: GrantFiled: September 6, 2017Date of Patent: July 31, 2018Assignee: Etron Technology, Inc.Inventors: Chun Shiah, Ho-Yin Chen, Cheng-Nan Chang
-
Publication number: 20180068693Abstract: A circuit for outputting information of a memory circuit during a self-refresh mode includes a driver. The driver is coupled to a self-refresh control circuit and a self-refresh address counter. The driver is used for driving a plurality of pads of the memory circuit to output information of a plurality of inner signals corresponding to a self-refresh mode signal, and output information of addresses of a plurality of word lines of the memory circuit when the self-refresh mode signal and a test mode signal are enabled and the memory circuit enters the self-refresh mode. Each word line of the plurality of word lines corresponds to an inner signal of the plurality of inner signals.Type: ApplicationFiled: September 6, 2017Publication date: March 8, 2018Inventors: Chun Shiah, Ho-Yin Chen, Cheng-Nan Chang