Patents by Inventor Chung-Wei Liu
Chung-Wei Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240126002Abstract: A backlight module includes a light source, a first prism sheet disposed on the light source, and a light type adjustment sheet disposed on a side of the first prism sheet away from the light source and including a base and multiple light type adjustment structures. The multiple light type adjustment structures are disposed on the first surface of the base. Each light type adjustment structure has a first structure surface and a second structure surface connected to each other. The first structure surface of each light type adjustment structure and the first surface of the base form a first base angle therebetween, and the second structure surface of each light type adjustment structure and the first surface of the base form a second base angle therebetween. The angle of the first base angle is different from the angle of the second base angle.Type: ApplicationFiled: October 2, 2023Publication date: April 18, 2024Applicant: Coretronic CorporationInventors: Chih-Jen Tsang, Chung-Wei Huang, Shih-Yen Cheng, Jung-Wei Chang, Han-Yuan Liu, Chun-Wei Lee
-
Publication number: 20240128120Abstract: A package structure and a manufacturing method thereof are disclosed. The structure includes at least one semiconductor die, a redistribution layer disposed on the at least one semiconductor die, and connectors there-between. The connectors are disposed between the at least one semiconductor die and the redistribution layer, and electrically connect the at least one semiconductor die and the redistribution layer. The redistribution layer includes a dielectric layer with an opening and a metallic pattern layer disposed on the dielectric layer, and the metallic pattern layer includes a metallic via located inside the opening with a dielectric spacer surrounding the metallic via and located between the metallic via and the opening.Type: ApplicationFiled: March 30, 2023Publication date: April 18, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiang-Wei Liu, Chung-Kuang Lin
-
Publication number: 20240100880Abstract: A multi-piece wheel frame includes a rim and a disc. The rim includes a barrel, and an outer rim portion protruding outwardly from the barrel. The outer rim portion forms an inclined surface, and a ring edge surface connected to an outer edge of the inclined surface and cooperating with the inclined surface to form an obtuse angle. The disc is fixed to the rim, and includes a disc core, a plurality of spoke portions extending radially outwardly from the disc core, and a reinforced ring portion connected to the spoke portions and fixed to the outer rim portion. The reinforced ring portion abuts against at least one of the inclined surface and the ring edge surface.Type: ApplicationFiled: November 16, 2022Publication date: March 28, 2024Inventors: Te-Fu HSIAO, Che-Hao KUO, Chung-Hsin CHANG, Chia-Hsin WANG, Erh-Wei LIU
-
Patent number: 11935804Abstract: In an embodiment, a device includes: an integrated circuit die; an encapsulant at least partially surrounding the integrated circuit die, the encapsulant including fillers having an average diameter; a through via extending through the encapsulant, the through via having a lower portion of a constant width and an upper portion of a continuously decreasing width, a thickness of the upper portion being greater than the average diameter of the fillers; and a redistribution structure including: a dielectric layer on the through via, the encapsulant, and the integrated circuit die; and a metallization pattern having a via portion extending through the dielectric layer and a line portion extending along the dielectric layer, the metallization pattern being electrically coupled to the through via and the integrated circuit die.Type: GrantFiled: April 10, 2023Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Sung Huang, Ming Hung Tseng, Yen-Liang Lin, Hao-Yi Tsai, Chi-Ming Tsai, Chung-Shi Liu, Chih-Wei Lin, Ming-Che Ho
-
Patent number: 11935854Abstract: A method for forming a bonded semiconductor structure is disclosed. A first device wafer having a first bonding layer and a first bonding pad exposed from the first bonding layer and a second device wafer having a second bonding layer and a second bonding pad exposed from the second bonding layer are provided. Following, a portion of the first bonding pad is removed until a sidewall of the first bonding layer is exposed, and a portion of the second bonding layer is removed to expose a sidewall of the second bonding pad. The first device wafer and the second device wafer are then bonded to form a dielectric bonding interface between the first bonding layer and the second bonding layer and a conductive bonding interface between the first bonding pad and the second bonding pad. The conductive bonding interface and the dielectric bonding interface comprise a step-height.Type: GrantFiled: March 8, 2023Date of Patent: March 19, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chung-Sung Chiang, Chia-Wei Liu, Yu-Ruei Chen, Yu-Hsiang Lin
-
Patent number: 9720268Abstract: An edge narrowing method for a display panel is disclosed. The method includes the steps of providing the display panel, a grinding apparatus and a polishing apparatus; tilting the display panel so that the first substrate and a grinding member of the grinding apparatus have a first grinding angle therebetween; grinding the first substrate and the light-shielding area with the grinding apparatus while the display panel is tilted at the first grinding angle, thereby forming a first grinding end surface; stopping grinding of the first substrate and the light-shielding area when the width of the light-shielding area is between 0.35 and 1 mm; and polishing the first grinding end surface with the polishing apparatus to form a first end surface.Type: GrantFiled: August 29, 2014Date of Patent: August 1, 2017Assignee: AU OPTRONICS CORPORATIONInventors: Yu Chen Liu, Chung Wei Liu, Shu Chih Wang, Chia Shin Weng
-
Patent number: 8948474Abstract: A quantification method and an imaging method are disclosed, capable of quantifying the margin feature, the cysts feature, the calcifications feature, the echoic feature and the heterogenesis feature of a tumor, and capable of imaging the margin feature, the cysts feature, the calcifications feature and the heterogenesis feature of a tumor. The quantification method and the imaging method calculate the moving variance of the gray scale of each of the pixel points based on the gradient value of the gray scale of these pixel points. Then, depending on the purpose of the quantification method or the imaging method, the maximum value, the minimum value, the mean value, and the standard deviation of the moving variance of the gray scale of these pixel points are calculated, respectively. At final, with the definition of the threshold value and the imaging rule, the above features of the tumor are quantified or imaged.Type: GrantFiled: January 25, 2010Date of Patent: February 3, 2015Assignee: Amcad BioMed CorporationInventors: King Jen Chang, Wen Hwa Chen, Argon Chen, Chiung Nein Chen, Ming Chih Ho, Hao Chih Tai, Ming Hsun Wu, Po Wei Tsai, Chung Wei Liu, Hsin-Jung Wu
-
Publication number: 20140370240Abstract: An edge narrowing method for a display panel is disclosed. The method includes the steps of providing the display panel, a grinding apparatus and a polishing apparatus; tilting the display panel so that the first substrate and a grinding member of the grinding apparatus have a first grinding angle therebetween; grinding the first substrate and the light-shielding area with the grinding apparatus while the display panel is tilted at the first grinding angle, thereby forming a first grinding end surface; stopping grinding of the first substrate and the light-shielding area when the width of the light-shielding area is between 0.35 and 1 mm; and polishing the first grinding end surface with the polishing apparatus to form a first end surface.Type: ApplicationFiled: August 29, 2014Publication date: December 18, 2014Inventors: YU CHEN LIU, CHUNG WEI LIU, SHU CHIH WANG, CHIA SHIN WENG
-
Patent number: 8854591Abstract: An edge narrowing method for a display panel is disclosed. The display panel includes a first substrate, a second substrate, a sealant and a light-shielding area. The sealant is disposed between the first substrate and the second substrate. The light-shielding area is disposed between the first substrate and the sealant. The method includes the steps of providing the display panel, a grinding apparatus and a polishing apparatus; tilting the display panel so that the first substrate and a grinding member of the grinding apparatus have a first grinding angle therebetween; grinding the first substrate and the light-shielding area with the grinding apparatus while the display panel is tilted at the first grinding angle, thereby forming a first grinding end surface; stopping grinding of the first substrate and the light-shielding area when the width of the light-shielding area is between 0.35 and 1 mm; and polishing the first grinding end surface with the polishing apparatus to form a first end surface.Type: GrantFiled: February 23, 2010Date of Patent: October 7, 2014Assignee: Au Optronics CorporationInventors: Yu Chen Liu, Chung Wei Liu, Shu Chih Wang, Chia Shin Weng
-
Patent number: 8492967Abstract: A light emitting device includes a substrate, a patterned light-scattering layer, and an electroluminescent device. The patterned light-scattering layer is disposed on a portion of the substrate. The patterned light-scattering layer has a bottom surface in contact with the substrate, a top surface opposite to the bottom surface, and a plurality of sidewalls connecting the bottom surface and the top surface. The electroluminescent device is at least disposed on the sidewalls.Type: GrantFiled: July 14, 2010Date of Patent: July 23, 2013Assignee: Au Optronics CorporationInventors: Chun-Liang Lin, Chun-Hsiang Fang, Chen-Chi Lin, Chung-Wei Liu
-
Patent number: 8355107Abstract: A display panel and a manufacture method thereof are provided. The display panel includes a first substrate, a second substrate, and a sealant. The first substrate has a top surface which includes a signal transmission module parallel to an edge of the top surface. The sealant is disposed on the top surface and parallel to the signal transmission module, which is disposed between the top surface and sealant. The sealant is made of a photo-curable material and includes an inner isolation wall, which is exposed via the signal transmission module. The second substrate is disposed on the sealant and includes an inner surface. A light-shielding structure is disposed on the inner surface and close to an edge of the inner surface. The sealant at least partially overlaps the light-shielding structure.Type: GrantFiled: January 24, 2011Date of Patent: January 15, 2013Assignee: AU Optronics CorporationInventors: Mei-Lien Huang, Shih-Yu Wang, Chung-Wei Liu, Yung-Sheng Chiu
-
Publication number: 20110260953Abstract: A light emitting device includes a substrate, a patterned light-scattering layer, and an electroluminescent device. The patterned light-scattering layer is disposed on a portion of the substrate. The patterned light-scattering layer has a bottom surface in contact with the substrate, a top surface opposite to the bottom surface, and a plurality of sidewalls connecting the bottom surface and the top surface. The electroluminescent device is at least disposed on the sidewalls.Type: ApplicationFiled: July 14, 2010Publication date: October 27, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Chun-Liang Lin, Chun-Hsiang Fang, Chen-Chi Lin, Chung-Wei Liu
-
Patent number: 8035791Abstract: A display panel includes a first substrate, a second substrate, a sealant, a plurality of spacers, and a display medium layer. The first substrate has a pixel array and a peripheral circuit. The sealant, the spacers, and the display medium layer are disposed between the first and the second substrate. The pixel array is surrounded by the sealant and located on a portion of the peripheral circuit. A multi-layer conductive wiring structure is disposed in the region of the peripheral circuit covered with the sealant. The multi-layer conductive wiring structure includes first and second conductive wirings. The second conductive wirings are connected to the pixel array via the first conductive wirings. An extending direction of the first conductive wirings is substantially different from that of the second conductive wirings. The spacers are distributed at two opposite sides of the sealant and respectively located between two adjacent first conductive wirings.Type: GrantFiled: July 30, 2008Date of Patent: October 11, 2011Assignee: Au Optronics CorporationInventors: Chih-Wei Chu, Ming-Che Hsieh, Chung-Wei Liu, Shih-Yu Wang
-
Publication number: 20110181614Abstract: A quantification method and an imaging method are disclosed, capable of quantifying the margin feature, the cysts feature, the calcifications feature, the echoic feature and the heterogenesis feature of a tumor, and capable of imaging the margin feature, the cysts feature, the calcifications feature and the heterogenesis feature of a tumor. The quantification method and the imaging method calculate the moving variance of the gray scale of each of the pixel points based on the gradient value of the gray scale of these pixel points. Then, depending on the purpose of the quantification method or the imaging method, the maximum value, the minimum value, the mean value, and the standard deviation of the moving variance of the gray scale of these pixel points are calculated, respectively. At final, with the definition of the threshold value and the imaging rule, the above features of the tumor are quantified or imaged.Type: ApplicationFiled: January 25, 2010Publication date: July 28, 2011Inventors: King Jen Chang, Wen Hwa Chen, Argon Chen, Chiung Nein Chen, Ming Chih Ho, Hao Chih Tai, Ming Hsun Wu, Po Wei Tsai, Chung Wei Liu, Hsin-Jung Wu
-
Publication number: 20110117804Abstract: A display panel and a manufacture method thereof are provided. The display panel includes a first substrate, a second substrate, and a sealant. The first substrate has a top surface which includes a signal transmission module parallel to an edge of the top surface. The sealant is disposed on the top surface and parallel to the signal transmission module, which is disposed between the top surface and sealant. The sealant is made of a photo-curable material and includes an inner isolation wall, which is exposed via the signal transmission module. The second substrate is disposed on the sealant and includes an inner surface. A light-shielding structure is disposed on the inner surface and close to an edge of the inner surface. The sealant at least partially overlaps the light-shielding structure.Type: ApplicationFiled: January 24, 2011Publication date: May 19, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Mei-Lien Huang, Shih-Yu Wang, Chung-Wei Liu, Yung-Sheng Chiu
-
Patent number: 7898634Abstract: A display panel and a manufacture method thereof are provided. The display panel includes a first substrate, a second substrate, and a sealant. The first substrate has a top surface which includes a signal transmission module parallel to an edge of the top surface. The sealant is disposed on the top surface and parallel to the signal transmission module, which is disposed between the top surface and sealant. The sealant is made of a photo-curable material and includes an inner isolation wall, which is exposed via the signal transmission module. The second substrate is disposed on the sealant and includes an inner surface. A light-shielding structure is disposed on the inner surface and close to an edge of the inner surface. The sealant at least partially overlaps the light-shielding structure.Type: GrantFiled: June 10, 2008Date of Patent: March 1, 2011Assignee: Au Optronics CorporationInventors: Mei-Lien Huang, Shih-Yu Wang, Chung-Wei Liu, Yung-Sheng Chiu
-
Publication number: 20110025940Abstract: An edge narrowing method for a display panel is disclosed. The display panel includes a first substrate, a second substrate, a sealant and a light-shielding area. The sealant is disposed between the first substrate and the second substrate. The light-shielding area is disposed between the first substrate and the sealant. The method includes the steps of providing the display panel, a grinding apparatus and a polishing apparatus; tilting the display panel so that the first substrate and a grinding member of the grinding apparatus have a first grinding angle therebetween; grinding the first substrate and the light-shielding area with the grinding apparatus while the display panel is tilted at the first grinding angle, thereby forming a first grinding end surface; stopping grinding of the first substrate and the light-shielding area when the width of the light-shielding area is between 0.35 and 1 mm; and polishing the first grinding end surface with the polishing apparatus to form a first end surface.Type: ApplicationFiled: February 23, 2010Publication date: February 3, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Yu Chen LIU, Chung Wei LIU, Shu Chih WANG, Chia Shin WENG
-
Publication number: 20090310079Abstract: A display panel includes a first substrate, a second substrate, a sealant, a plurality of spacers, and a display medium layer. The first substrate has a pixel array and a peripheral circuit. The sealant, the spacers, and the display medium layer are disposed between the first and the second substrate. The pixel array is surrounded by the sealant and located on a portion of the peripheral circuit. A multi-layer conductive wiring structure is disposed in the region of the peripheral circuit covered with the sealant. The multi-layer conductive wiring structure includes first and second conductive wirings. The second conductive wirings are connected to the pixel array via the first conductive wirings. An extending direction of the first conductive wirings is substantially different from that of the second conductive wirings. The spacers are distributed at two opposite sides of the sealant and respectively located between two adjacent first conductive wirings.Type: ApplicationFiled: July 30, 2008Publication date: December 17, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Chih-Wei Chu, Ming-Che Hsieh, Chung-Wei Liu, Shih-Yu Wang
-
Publication number: 20090225049Abstract: The present invention discloses a sliding method for touch control comprising the following steps. First, an input module is used to touch a first position and a second position on a touch display interface, and the touch display interface generates a time signal while being touched. The time signal is compared with a preset time signal to determine stopping actuation or sliding. In case of a sliding motion, first direction actuation is performed when a first direction function is larger than a second direction function, whereas second direction actuation is performed. Next, a velocity function signal is derived according to the distance and the time signal, and then compared with the first and second preset velocity functions to determine first, second or third velocity actuation.Type: ApplicationFiled: February 13, 2009Publication date: September 10, 2009Applicant: MITAC INTERNATIONAL CORP.Inventors: Chung Wei Liu, Chen Zhu
-
Publication number: 20090225045Abstract: A touch panel includes a first base having a first portion and a second portion; a first electrode disposed on the first base; a second base opposite to the first base; a second electrode disposed on the second case; and a sealant substantially disposed on the boundary of the first base to connect the first base and the second base, wherein at lease a part of the second portion is located between active area and the sealant, and the thickness of the second portion is smaller than that of the first portion.Type: ApplicationFiled: April 14, 2008Publication date: September 10, 2009Applicant: AU OPTRONICS CORP.Inventors: Chung-Wei Liu, Wei-Chen Tsai, Shih-Yu Wang