Patents by Inventor Chung-Te Chen
Chung-Te Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11984444Abstract: A semiconductor device and method of manufacturing the same are provided. The semiconductor device includes a first active region extending along a first direction. The semiconductor device also includes a second active region extending along the first direction. The semiconductor device further includes a first gate extending along a second direction perpendicular to the first direction. The first gate has a first segment disposed between the first active region and the second active region. In addition, the semiconductor device includes a first electrical conductor extending along the second direction and across the first active region and the second active region, wherein the first segment of the first gate and the first electrical conductor are partially overlapped to form a first capacitor.Type: GrantFiled: June 24, 2021Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chung-Hui Chen, Wan-Te Chen, Tzu Ching Chang, Tsung-Hsin Yu
-
Patent number: 11984508Abstract: A thin film transistor includes an active layer and at least one gate stack. The active layer may be formed using multiple iterations of a unit layer stack deposition process, which includes an acceptor-type oxide deposition process and a post-transition metal oxide deposition process. A surface of each gate dielectric within the at least one gate stack contacts a surface of a respective layer of the oxide of the acceptor-type element so that leakage current of the active layer may be minimized. A source electrode and a drain electrode may contact an oxide layer providing lower contact resistance such as a layer of the post-transition metal oxide or a zinc oxide layer within the active layer.Type: GrantFiled: September 8, 2021Date of Patent: May 14, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Wu-Wei Tsai, Po-Ting Lin, Hai-Ching Chen, Chung-Te Lin
-
Publication number: 20240152880Abstract: A multi-channel payment method for a multi-channel payment system comprises the payer or the payee who initiated the payment request logs in to the multi-channel payment system; the payer or the payee who initiated the payment request placing an order in the multi-channel payment system, wherein the order comprises a designated payment gateway; the multi-channel payment system determining a predicted fee of the order according to the designated payment gateway, past order records, and a real-time exchange rate; the multi-channel payment system performing an anti-money laundering verification of the order; the payer reviewing the order and the predicted fee through a multiple auditing method; and the multi-channel payment system executing payment from the payer to the payee according to the order and the designated payment gateway, and storing a payment detail of the order.Type: ApplicationFiled: February 13, 2023Publication date: May 9, 2024Applicant: OBOOK INC.Inventors: Chun-Kai Wang, Chung-Han Hsieh, Chun-Jen Chen, Po-Hua Lin, Wei-Te Lin, Pei-Hsuan Weng, Mei-Su Wang, I-Cheng Lin, Cheng-Wei Chen
-
Publication number: 20240153940Abstract: A semiconductor device includes a fin structure, a first conductive line, a second conductive line and a first conductive rail. The fin structure is disposed on a substrate. The first conductive line is arranged to wrap a first portion of the fin structure. The second conductive line is attached on a second portion of the fin structure. The second portion is different from the first portion. The first conductive rail is disposed in a same layer as the first conductive line and the second conductive line on the substrate. The first conductive rail is attached on one end of the first conductive line and one end of the second conductive line for electrically connecting the first conductive line and the second conductive line.Type: ApplicationFiled: January 16, 2024Publication date: May 9, 2024Inventors: SHUN-LI CHEN, CHUNG-TE LIN, HUI-ZHONG ZHUANG, PIN-DAI SUE, JUNG-CHAN YANG
-
Patent number: 11980040Abstract: A semiconductor device includes a substrate; a memory array over the substrate, the memory array including first magnetic tunnel junctions (MTJs), where the first MTJs are in a first dielectric layer over the substrate; and a resistor circuit over the substrate, the resistor circuit including second MTJs, where the second MTJs are in the first dielectric layer.Type: GrantFiled: June 14, 2021Date of Patent: May 7, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tai-Yen Peng, Tsung-Hsien Chang, Yu-Shu Chen, Chih-Yuan Ting, Jyu-Horng Shieh, Chung-Te Lin
-
Publication number: 20240145571Abstract: In some embodiments, the present disclosure relates to an integrated circuit (IC) in which a memory structure comprises an inhibition layer inserted between two ferroelectric layers to create a tetragonal-phase dominant ferroelectric structure. In some embodiments, the ferroelectric structure includes a first ferroelectric layer, a second ferroelectric layer overlying the first ferroelectric layer, and a first inhibition layer disposed between the first and second ferroelectric layers and bordering the second ferroelectric layer. The first inhibition layer is a different material than the first and second ferroelectric layers.Type: ApplicationFiled: January 5, 2023Publication date: May 2, 2024Inventors: Po-Ting Lin, Yu-Ming Hsiang, Wei-Chih Wen, Yin-Hao Wu, Wu-Wei Tsai, Hai-Ching Chen, Yu-Ming Lin, Chung-Te Lin
-
Publication number: 20240113225Abstract: A semiconductor device includes a gate, a semiconductor structure, a gate insulating layer, a first source/drain feature and a second source/drain feature. The gate insulating layer is located between the gate and the semiconductor structure. The semiconductor structure includes at least one first metal oxide layer, a first oxide layer, and at least one second metal oxide layer. The first oxide layer is located between the first metal oxide layer and the second metal oxide layer. The first source/drain feature and the second source/drain feature are electrically connected with the semiconductor structure.Type: ApplicationFiled: January 10, 2023Publication date: April 4, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wu-Wei Tsai, Yan-Yi Chen, Hai-Ching Chen, Yu-Ming Lin, Chung-Te Lin
-
Publication number: 20240113222Abstract: Some embodiments relate to a thin film transistor comprising an active layer over a substrate. An insulator is stacked with the active layer. A gate electrode structure is stacked with the insulator and includes a gate material layer having a first work function and a first interfacial layer. The first interfacial layer is directly between the insulator and the gate material layer, wherein the gate electrode structure has a second work function that is different from the first work function.Type: ApplicationFiled: January 3, 2023Publication date: April 4, 2024Inventors: Yan-Yi Chen, Wu-Wei Tsai, Yu-Ming Hsiang, Hai-Ching Chen, Yu-Ming Lin, Chung-Te Lin
-
Publication number: 20240099005Abstract: Memory devices and methods of forming the same are provided. A memory device of the present disclosure includes a bottom dielectric layer, a gate structure extending vertically from the bottom dielectric layer, a stack structure, and a dielectric layer extending between the gate structure and the stack structure. The stack structure includes a first silicide layer, a second silicide layer, an oxide layer extending bet ween the first and second silicide layers, a channel region over the oxide layer and extending between the first and second silicide layers, and an isolation layer over the second silicide layer. The first and second silicide layers include cobalt, titanium, tungsten, or palladium.Type: ApplicationFiled: November 30, 2023Publication date: March 21, 2024Inventors: Sheng-Chih Lai, Chung-Te Lin, Yung-Yu Chen
-
Patent number: 11937426Abstract: The present disclosure provides a semiconductor structure and a method for forming a semiconductor structure. The semiconductor structure includes a substrate, and a dielectric stack over the substrate. The dielectric stack includes a first layer over the substrate and a second layer over the first layer. The semiconductor structure further includes a gate layer including a first portion traversing the second layer and a second portion extending between the first layer and the second layer.Type: GrantFiled: May 3, 2021Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Feng-Ching Chu, Feng-Cheng Yang, Katherine H. Chiang, Chung-Te Lin, Chieh-Fang Chen
-
Patent number: 11917831Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a first conductive structure arranged over a substrate. A memory layer is arranged over the first conductive structure, below a second conductive structure, and includes a ferroelectric material. An annealed seed layer is arranged between the first and second conductive structures and directly on a first side of the memory layer. An amount of the crystal structure that includes an orthorhombic phase is greater than about 35 percent.Type: GrantFiled: August 5, 2022Date of Patent: February 27, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Song-Fu Liao, Rainer Yen-Chieh Huang, Hai-Ching Chen, Chung-Te Lin
-
Patent number: 7895093Abstract: A system and method is provided for utilizing proforma processing on adjustments in consolidation processes. The system comprises a proforma consolidation processor configured for consolidating at least one adjustment entry received from an adjustment journal. The proforma consolidation processor only performs consolidation on the at least one adjustment entry. The results of the proforma consolidation is then output to a pending journal. An inquiry module allows display of the pending journal along with current consolidation ledger balances. If the results of the proforma consolidation are acceptable, then a post module posts the pending journal and the at least one adjustment to the consolidation ledger.Type: GrantFiled: August 25, 2003Date of Patent: February 22, 2011Assignee: Oracle International CorporationInventors: Lisa M. Macalka, Ravindran R. Appiah, Monica Sandeep Bhat, Dale Chung-Te Chen, Lynn Christensen, Christopher Ngan, Barbara Carol Roudebush, Marlene Patricia Siebert
-
Publication number: 20090015746Abstract: The present invention provides a Liquid crystal display (LCD) panel, comprising: a substrate, data lines and gate lines formed on the substrate and intersecting each other, pixel electrodes disposed near the intersecting areas formed by the data lines and the gate lines, wherein, further comprising: a conductive layer having a part overlapped spatially with the pixel electrodes and another part overlapped spatially with the gate lines or the data lines; and a first buffer layer for attenuating the energy of laser beam, which is disposed between the substrate and the pixel electrodes. According to the present invention, when the bright dot defects in the LCD panel are repairing using laser-repairing, a portion of energy from the laser beam can be effectively absorbed, thereby the heating temperature due to the laser beam decreases, so as to prevent the pixel electrodes and conductive layer from being damaged caused by the too high temperature.Type: ApplicationFiled: February 11, 2008Publication date: January 15, 2009Applicant: InfoVision Optoelectronics(Kunshan) Co. Ltd.Inventors: Chung Te-Chen, Qiao Yanbing
-
Publication number: 20070179872Abstract: A system and method is provided for utilizing proforma processing on adjustments in consolidation processes. The system comprises a proforma consolidation processor configured for consolidating at least one adjustment entry received from an adjustment journal. The proforma consolidation processor only performs consolidation on the at least one adjustment entry. The results of the proforma consolidation is then output to a pending journal. An inquiry module allows display of the pending journal along with current consolidation ledger balances. If the results of the proforma consolidation are acceptable, then a post module posts the pending journal and the at least one adjustment to the consolidation ledger.Type: ApplicationFiled: August 25, 2003Publication date: August 2, 2007Inventors: Lisa Macalka, Ravindran Appiah, Monica Bhat, Dale Chung-Te Chen, Lynn Christensen, Christopher Ngan, Barbara Roudebush, Marlene Siebert
-
Patent number: 5486371Abstract: A method for utilizing heat energy for cooking food includes preparing two stone materials having more than 55.5% of Calcium Oxide, and mixing the stone materials with salt and calcium chloride of different portions and heating the stone materials gradually and rapidly so as to form a slow and a fast heating materials. The slow and fast heating materials are crushed and mixed together so as to form a final heating material. The final heating material is mixed with water so as to generate steam in order to cook food.Type: GrantFiled: September 26, 1994Date of Patent: January 23, 1996Inventor: Chung-Te Chen