Patents by Inventor Claude Denton
Claude Denton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6885381Abstract: A method and apparatus for producing video signals comprises a receiver for receiving a video signal, a video pipeline for post-processing the received video signal, the video pipeline producing a post-processed video signal, and a video output module for converting the post-processed video signal, the video output module producing a formatted video signal. The video output module may further comprise an ancillary data injector, the injector inserting ancillary data into the post-processed video signal. Also, the video output system may further comprise a generator locking device or the video input module may include a generator locking device.Type: GrantFiled: August 4, 2000Date of Patent: April 26, 2005Assignee: Microsoft CorporationInventors: Jeff S. Ford, Claude Denton
-
Publication number: 20050073524Abstract: A method and apparatus for producing video signals comprises a receiver for receiving a video signal, a video pipeline for post-processing the received video signal, the video pipeline producing a post-processed video signal, and a video output module for converting the post-processed video signal, the video output module producing a formatted video signal. The video output module may further comprise an ancillary data injector, the injector inserting ancillary data into the post-processed video signal. Also, the video output system may further comprise a generator locking device or the video input module may include a generator locking device.Type: ApplicationFiled: October 29, 2004Publication date: April 7, 2005Applicant: Microsoft CorporationInventors: Jeff Ford, Claude Denton
-
Patent number: 6847358Abstract: A workstation for processing and producing a video signal comprises a video input system, a video graphics processor, and a video output system. The video input system may comprise a video input module, a first video pipeline, and a second video pipeline. The video output system may comprise a receiver, a video pipeline and a video output module. In addition, the video input system may comprise a video input module having a specific configuration and a video processing module having a connector for coupling the video input module, the specific configuration of the video input module setting the characteristics of the video processing module. The video output system may comprise a video processing module having a connector for coupling a video output module and a video output module having a specific configuration, the specific configuration of the video output module setting the characteristics of the video processing module.Type: GrantFiled: August 4, 2000Date of Patent: January 25, 2005Assignee: Microsoft CorporationInventors: Jeff S. Ford, Claude Denton, Jeff Belote, David J. Stradley
-
Publication number: 20040076195Abstract: A flexible architecture is presented that allows either Synchronous Optical Network (SONET) framing, Optical Transport Network (OTN) framing, or SONET framing followed by OTN framing. The architecture consists of SONET frame processors, OTN frame processors, and a configurable selection network.Type: ApplicationFiled: October 18, 2002Publication date: April 22, 2004Inventors: Ole Bentz, Michael J. Haertel, I. Claude Denton
-
Publication number: 20040022187Abstract: In a network apparatus, control logic is provided to preemptively issue pause controls to a sender of network traffic of a link to preemptively regulate a rate the sender may send network traffic of the link. In one embodiment, the pause controls are sent periodically, with each including a pause duration. In one embodiment, at least a selected one of the pause duration and the periodicity of preemptive issuance is determined based at least in part on at least a selected one of a working capacity of storage medium allocated to service the link, a network traffic drain rate of the link, and a fill rate of the input line over which the network traffic of the link is received. In one embodiment, the networking apparatus is an optical networking module with the control logic disposed in a multi-protocol networking processor of the module.Type: ApplicationFiled: August 2, 2002Publication date: February 5, 2004Inventors: Alfred C. She, Samuel J. Peters, I. Claude Denton
-
Patent number: 6650337Abstract: The present invention provides a system and method for converting color data from a higher color resolution to a lower color resolution. Color data is converted by first receiving a plurality of bits representing color data for an image. Next, a subset of pixels represented by the plurality of bits is selected. The color data for each pixel within the selected subset is then divided into least significant bits and most significant bits. Next, the least significant bits for each pixel within the selected subset are compared to a corresponding value in a lookup table. Finally, for each pixel within the selected subset, if the least significant bits are greater than the corresponding value in the lookup table, then the most significant bits are incremented.Type: GrantFiled: March 28, 2001Date of Patent: November 18, 2003Assignee: Silicon Graphics, Inc.Inventors: David J. Stradley, Deborah L. Neely, Jeff S. Ford, I. Claude Denton
-
Patent number: 6642968Abstract: A method and apparatus for video signal frame rate matching using three buffers. The method and apparatus reads frame data out of the third buffer. At substantially the same time, the method and apparatus fills the first buffer with the next sequence of frame data and then fills the second buffer with the next sequence of frame data, continuing to alternate the fills between the first buffer and the second buffer until all of the frame data has been read from the third buffer. Next, the method and apparatus determines which of the first buffer or second buffer has been filled with the most current and most complete frame data. Last, the method and apparatus reads the frame data out of the determined buffer.Type: GrantFiled: August 4, 2000Date of Patent: November 4, 2003Assignee: Microsoft CorporationInventors: Jeff S. Ford, Claude Denton
-
Publication number: 20030198232Abstract: An overhead processor processes overhead bytes in a stream of Synchronous Optical Network (SONET) frames in multiple levels. In one embodiment, the overhead processor includes three stages. A first stage provides access for external processing of a first set of overhead bytes in the stream of SONET frames. A second stage is programmable to process a second set of overhead bytes in the stream of SONET frames. A third stage processes a third set of overhead bytes in each frame in the stream of SONET frames.Type: ApplicationFiled: April 30, 2003Publication date: October 23, 2003Inventor: I. Claude Denton
-
Publication number: 20030198236Abstract: An optical networking module is formed with an integrated module including optical, optical-electrical and protocol processing components, and complementary software. In one embodiment, the integral protocol processing component is a single ASIC and supports multiple protocols. The module is further equipped with support control electronics in support of control functions to manage the optical, optical-electrical as well as the multi-protocol processing component. The integrated module together with the complementary control software present to an optical networking equipment designer/developer a singular component that handles optical to electrical and electrical to optical conversion, as well as data link and physical sub-layer processing for a selected one of a plurality of datacom and telecom protocols, spanning local, regional as well as wide area networks.Type: ApplicationFiled: April 14, 2003Publication date: October 23, 2003Inventors: I. Claude Denton, Bruce Murdock, James L. Gimlett, Edward L. Hershberg, Scott W. Lowrey, Richard A. Booman, Alfred C. She
-
Publication number: 20030193962Abstract: A buffering structure including a number of storage structures and associated diversion and/or insertion logic, is provided to facilitate one or more selected ones of post-switching, pre-medium placement, diversion and/or insertion of egress packets, and post-medium extraction, pre-switching, diversion and/or insertion of ingress packets, during data link/physical layer processing of networking traffic. In selected applications, the buffering structure is provided as an integral part of a single ASIC multi-protocol networking processor having data link/physical layer processing components for a number of datacom and telecom protocols. In one of the selected applications, the single ASIC multi-protocol networking processor is employed in conjunction with other optical and electro components to form an integral optical networking module in support of optical-electro networking for the datacom/telecom protocols.Type: ApplicationFiled: July 30, 2001Publication date: October 16, 2003Inventors: Donald R. Primrose, I. Claude Denton
-
Publication number: 20030188026Abstract: A networking processor is formed with selected ones of one or more system interfaces, one or more network/intermediate interfaces, a plurality of data link sub-layer control/processing blocks, and a plurality of physical sub-layer coders/decoders and processing units. The elements are provisioned in a combinatorially selectable manner, enabling the single networking processor to be able to selectively facilitate data trafficking in accordance with a selected one of a plurality of protocols. The protocols include at least one each a datacom and a telecom protocol. Accordingly, the network processor supports data traffics spanning local, regional and wide area networks. In one embodiment, the traffic data may be framed or streaming data being transmitted/received in accordance with a selected one of a plurality frame based protocols and a plurality of variants of a synchronous protocol. The frame based protocols may also be frame based protocols encapsulated with the synchronous protocol.Type: ApplicationFiled: May 18, 2001Publication date: October 2, 2003Inventors: Claude Denton, James L. Gimlett
-
Publication number: 20030179777Abstract: Methods and apparatus provide single or multi-port, flexible, cost-effective, built-in self-test capabilities for network communications equipment, such as for example switches, and programmably generate, and subsequently analyze, one or more sequences of test packets, wherein the test packets simulate at least two flows of traffic. Such test packets can have programmable headers, payloads, and duty cycle. A line card embodying the present invention may generate its own traffic pattern, which may be similar or identical, to traffic patterns observed on Internet backbones. These traffic patterns may contain a bimodal distribution of control packets interspersed with data packets wherein the control packets and data packets are relatively short and long respectively. A plurality of test packet generators/receivers can be deployed in a network communications device having a plurality of ports. In such a configuration, test generator/receiver is associated with each of the plurality of ports.Type: ApplicationFiled: July 31, 2001Publication date: September 25, 2003Inventors: I. Claude Denton, Richard B. Keller
-
Patent number: 6580731Abstract: An overhead processor processes overhead bytes in a stream of Synchronous Optical Network (SONET) frames in multiple levels. In one embodiment, the overhead processor includes three stages. A first stage provides access for external processing of a first set of overhead bytes in the stream of SONET frames. A second stage is programmable to process a second set of overhead bytes in the stream of SONET frames. A third stage processes a third set of overhead bytes in each frame in the stream of SONET frames.Type: GrantFiled: May 18, 2001Date of Patent: June 17, 2003Assignee: Network Elements, Inc.Inventor: I. Claude Denton
-
Patent number: 6567413Abstract: An optical networking module is formed with an integrated module including optical, optical-electrical and protocol processing components, and complementary software. In one embodiment, the integral protocol processing component is a single ASIC and supports multiple protocols. The module is further equipped with support control electronics in support of control functions to manage the optical, optical-electrical as well as the multi-protocol processing component. The integrated module together with the complementary control software present to an optical networking equipment designer/developer a singular component that handles optical to electrical and electrical to optical conversion, as well as data link and physical sub-layer processing for a selected one of a plurality of datacom and telecom protocols, spanning local, regional as well as wide area networks.Type: GrantFiled: May 18, 2001Date of Patent: May 20, 2003Assignee: Network Elements, Inc.Inventors: I. Claude Denton, Bruce Murdock, James L. Gimlett, Edward L. Hershberg, Scott W. Lowrey, Richard A. Booman, Alfred C. She
-
Publication number: 20020018073Abstract: The present invention provides a system and method for converting color data from a higher color resolution to a lower color resolution. Color data is converted by first receiving a plurality of bits representing color data for an image. Next, a subset of pixels represented by the plurality of bits is selected. The color data for each pixel within the selected subset is then divided into least significant bits and most significant bits. Next, the least significant bits for each pixel within the selected subset are compared to a corresponding value in a lookup table. Finally, for each pixel within the selected subset, if the least significant bits are greater than the corresponding value in the lookup table, then the most significant bits are incremented.Type: ApplicationFiled: March 28, 2001Publication date: February 14, 2002Inventors: David J. Stradley, Deborah L. Neely, Jeff S. Ford, I. Claude Denton
-
Patent number: 6041043Abstract: A SONET path/ATM physical layer transmit/receive processor ASIC for OC-48 makes use of a 32-bit wide interface between a source/destination and the rest of the processor. Adjacent the interface is an ATM cell processor, and between the ATM cell processor and a transmission medium is a SONET payload processor. Selectors are located between the transmission medium and the SONET payload processor, the SONET payload processor and the ATM cell processor, and the ATM cell SONET path/ATM physical layer path, an ATM physical layer path or a fast FIFO buffer path according to the configuration of the selectors determined by user commands from a command logic circuit coupled to each of the interface, ATM cell processor and the SONET payload processor.Type: GrantFiled: October 25, 1996Date of Patent: March 21, 2000Assignee: Tektronix, Inc.Inventors: Claude Denton, Donald C. Kirkpatrick, Samuel J. Peters
-
Patent number: 5923653Abstract: A receiver processor for use in a SONET OC-48 or SDH test or network environment. The processor includes a 16:32 demultiplexer, descrambler, and a cross-connect enabling individual STS-3s in the incoming signal to be routed to selected STS-3s in the outgoing signal. An overhead and data capture function enables overhead and data bytes to be captured from each frame.Type: GrantFiled: December 20, 1995Date of Patent: July 13, 1999Assignee: Tektronix, Inc.Inventor: I. Claude Denton
-
Patent number: 5923681Abstract: An error correction circuit for an ATM header of an ATM cell uses a sequence of synchronous comparator circuits to generate a correction mask. The sequence of comparators, when used in a processor having a 32-bit bus, provide for near minimum processing delay at an ATM node. The error correction circuit also provides error status flags for an ATM cell processor, allowing for the processor to discard ATM cells with multiple errors.Type: GrantFiled: February 24, 1998Date of Patent: July 13, 1999Assignee: Tektronix, Inc.Inventor: Claude Denton