Patents by Inventor Claude Pin
Claude Pin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8635620Abstract: A hardware device for concurrently processing a fixed set of predetermined tasks associated with an algorithm which includes a number of processes, some of the processes being dependent on binary decisions, includes a plurality of task units for processing data, making decisions and/or processing data and making decisions, including source task units and destination task units. A task interconnection logic means interconnect the task units for communicating actions from a source task unit to a destination task unit. Each of the task units includes a processor for executing only a particular single task of the fixed set of predetermined tasks associated with the algorithm in response to a received request action, and a status manager for handling the actions from the source task units and building the actions to be sent to the destination task units.Type: GrantFiled: February 3, 2012Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Patent number: 8607031Abstract: A hardware device for concurrently processing a fixed set of predetermined tasks associated with an algorithm which includes a number of processes, some of the processes being dependent on binary decisions, includes a plurality of task units for processing data, making decisions and/or processing data and making decisions, including source task units and destination task units. A task interconnection logic means interconnect the task units for communicating actions from a source task unit to a destination task unit. Each of the task units includes a processor for executing only a particular single task of the fixed set of predetermined tasks associated with the algorithm in response to a received request action, and a status manager for handling the actions from the source task units and building the actions to be sent to the destination task units.Type: GrantFiled: February 3, 2012Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Publication number: 20120137110Abstract: A hardware device for concurrently processing a fixed set of predetermined tasks associated with an algorithm which includes a number of processes, some of the processes being dependent on binary decisions, includes a plurality of task units for processing data, making decisions and/or processing data and making decisions, including source task units and destination task units. A task interconnection logic means interconnect the task units for communicating actions from a source task unit to a destination task unit. Each of the task units includes a processor for executing only a particular single task of the fixed set of predetermined tasks associated with the algorithm in response to a received request action, and a status manager for handling the actions from the source task units and building the actions to be sent to the destination task units.Type: ApplicationFiled: February 3, 2012Publication date: May 31, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alain BENAYOUN, Jean-Francois LE PENNEC, Patrick MICHEL, Claude PIN
-
Patent number: 8190862Abstract: A hardware device for processing the tasks of an algorithm of the type having a number of processes the execution of some of which depend on binary decisions has a plurality of task units (10, 12, 14), each of which are associated with a task defined as being either one process or one decision or one process together with a following decision. A task interconnection logic block (16) is connected to each task unit for communicating actions from a source task unit to a destination task unit. Each task unit includes a processor (18) for processing the steps of the associated task when a received action requests such a processing. A status manager (20) handles actions coming from other task units and builds actions to be sent to other task units.Type: GrantFiled: April 24, 2008Date of Patent: May 29, 2012Assignee: International Business Machines CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Publication number: 20120131587Abstract: A hardware device for concurrently processing a fixed set of predetermined tasks associated with an algorithm which includes a number of processes, some of the processes being dependent on binary decisions, includes a plurality of task units for processing data, making decisions and/or processing data and making decisions, including source task units and destination task units. A task interconnection logic means interconnect the task units for communicating actions from a source task unit to a destination task unit. Each of the task units includes a processor for executing only a particular single task of the fixed set of predetermined tasks associated with the algorithm in response to a received request action, and a status manager for handling the actions from the source task units and building the actions to be sent to the destination task units.Type: ApplicationFiled: February 3, 2012Publication date: May 24, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alain BENAYOUN, Jean-Francois LE PENNEC, Patrick MICHEL, Claude PIN
-
Publication number: 20080196032Abstract: A hardware device for processing the tasks of an algorithm of the type having a number of processes the execution of some of which depend on binary decisions has a plurality of task units (10, 12, 14), each of which are associated with a task defined as being either one process or one decision or one process together with a following decision. A task interconnection logic block (16) is connected to each task unit for communicating actions from a source task unit to a destination task unit. Each task unit includes a processor (18) for processing the steps of the associated task when a received action requests such a processing.Type: ApplicationFiled: April 24, 2008Publication date: August 14, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Patent number: 7383311Abstract: A hardware device for processing the tasks of an algorithm of the type having a number of processes the execution of some of which depend on binary decisions has a plurality of task units (10, 12, 14), each of which are associated with a task defined as being either one process or one decision or one process together with a following decision. A task interconnection logic block (16) is connected to each task unit for communicating actions from a source task unit to a destination task unit. Each task unit includes a processor (18) for processing the steps of the associated task when a received action requests such a processing.Type: GrantFiled: January 3, 2006Date of Patent: June 3, 2008Assignee: International Business Machines CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Publication number: 20060112393Abstract: A hardware device for processing the tasks of an algorithm of the type having a number of processes the execution of some of which depend on binary decisions has a plurality of task units (10, 12, 14), each of which are associated with a task defined as being either one process or one decision or one process together with a following decision. A task interconnection logic block (16) is connected to each task unit for communicating actions from a source task unit to a destination task unit. Each task unit includes a processor (18) for processing the steps of the associated task when a received action requests such a processing.Type: ApplicationFiled: January 3, 2006Publication date: May 25, 2006Applicant: IBM CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Patent number: 6999994Abstract: A hardware device for processing the tasks of an algorithm of the type having a number of processes the execution of some of which depend on binary decisions has a plurality of task units (10, 12, 14), each of which are associated with a task defined as being either one process or one decision or one process together with a following decision. A task interconnection logic block (16) is connected to each task unit for communicating actions from a source task unit to a destination task unit. Each task unit includes a processor (18) for processing the steps of the associated task when a received action requests such a processing. A status manager (20) handles actions coming from other task units and builds actions to be sent to other task units.Type: GrantFiled: June 29, 2000Date of Patent: February 14, 2006Assignee: International Business Machines CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Patent number: 6968386Abstract: System for transferring a data file from a web server to a user workstation through a network and reciprocally, the user workstation including a hard disk (205) for storing the data file being transferred over a SCSI bus (208). The user workstation includes a dual-port memory (304) for storing temporarily the data file, a network logic unit (302) interconnected between the network and the input port of the dual-port memory for receiving the data file from the network and transmitting it to the dual-port memory, and a SCSI logic unit (303) interconnected between the output port of the dual-port memory and the SCSI bus for transferring the data file from the dual-port memory to the hard disk over the SCSI bus and reciprocally.Type: GrantFiled: September 12, 2000Date of Patent: November 22, 2005Assignee: International Business Machines CorporationInventors: Alain Benayoun, Patrick Michel, Jean-Francois Le Pennec, Claude Pin
-
Patent number: 6961337Abstract: A system and method for performing interleaved packet processing. A packet includes a source address bit pattern and a destination address bit pattern that are processed by a task processor in accordance with a data tree. A first bank of registers is utilized to load an instruction to be executed by the task processor at nodes of the data tree in accordance with the source address bit pattern. A second bank of registers is utilized for loading an instruction to be executed by the task processor at nodes of the data tree in accordance with the destination address bit pattern. A task scheduler enables the first bank of registers to transfer an instruction loaded therein for processing by the task processor only during even time cycles and for enabling the second bank of registers to transfer an instruction loaded therein for processing by the task processor only during odd time cycles.Type: GrantFiled: January 3, 2001Date of Patent: November 1, 2005Assignee: International Business Machines CorporationInventors: Jean Francois Le Pennec, Claude Pin, Alain Benayoun, Patrick Michel
-
Patent number: 6675291Abstract: Hardware device for parallel processing a determined instruction of a set of instructions having a same format defining operand fields and other data fields, the execution of this determined instruction being represented as an algorithm comprising a plurality of processes, the processing of which depending on decisions. Such a device comprises means (22-30) for activating the processing of one or several processes (32-38) determined by the operand fields of the instruction, decision macroblocks (12-20) each being associated with a specific instruction of the set of instructions, only one decision marcoblock being selected by the determined instruction in order to determine which are the process(es) to be activated for executing the determined instruction.Type: GrantFiled: April 26, 2000Date of Patent: January 6, 2004Assignee: International Business Machines CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Claude Pin, Patrick Michel
-
Patent number: 6658561Abstract: The present invention is directed to a hardware device for parallel processing a determined instruction of a set of programmable instructions having a same format with an operand field defining the execution steps of the instruction corresponding to the execution of micro-instructions, comprising decision blocks (12—20) being each associated with a specific instruction of the set of programmable instructions, only one decision block being selected by the determined instruction in order to define which are the specific micro-instructions to be processed for executing the determined instruction, activation blocks (22-30) respectively associated with the decision blocks for running one or several specific micro-instructions, only the activation block associated with said selected decision block being activated to run the specific micro-instructions, and a micro-instruction selection block (46) connected to each activation block for selecting the specific micro-instructions to be executed.Type: GrantFiled: April 20, 2000Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Claude Pin, Patrick Michel
-
Patent number: 6547198Abstract: A supporting device for a shelf of a piece of furniture or the like, including a first portion corresponding to means for fixing to said piece of furniture and a second portion defining a journal on which a shelf is capable of resting, characterized in that perpendicularly to and above said journal is provided for a sharp blocking edge. This sharp blocking edge defines an ascending angle, according to a direction from the second portion to the first portion of said device. The supporting device for a shelf is made out of a hard material, preferably of a metallic type.Type: GrantFiled: February 12, 2002Date of Patent: April 15, 2003Assignee: Etablissements Robert Ludmann, Societe AnonymeInventor: Claude Pin
-
Patent number: 6516319Abstract: A device for parallel processing of subtrees within a binary tree for searching for the tree leaf matching a search key. The search is performed at each node by applying a recursive function associated with each node and whose parameters depend on the node for determining which branch, left or right, is to be taken in accordance with the search key. The device includes subtree register blocks for storing the recursive functions, processors for processing the recursive functions, a control unit that assigns one processor to the processing of the recursive functions contained in a block that sent the request to the control unit, and means for selecting subtrees included in the sequence of branches between the root and the leaf defined in accordance with the search key in response to the processing of blocks.Type: GrantFiled: May 11, 2000Date of Patent: February 4, 2003Assignee: International Business Machines CorporationInventors: Alain Benayoun, Jean-Francois Le Pennec, Claude Pin, Patrick Michel
-
Publication number: 20020130233Abstract: A supporting device for a shelf of a piece of furniture or the like, including a first portion corresponding to means for fixing to said piece of furniture and a second portion defining a journal on which a shelf is capable of resting, characterized in that perpendicularly to and above said journal is provided for a sharp blocking edge. This sharp blocking edge defines an ascending angle, according to a direction from the second portion to the first portion of said device. The supporting device for a shelf is made out of a hard material, preferably of a metallic type.Type: ApplicationFiled: February 12, 2002Publication date: September 19, 2002Applicant: Etablissements Robert Ludmann, Societe AnonymeInventor: Claude Pin
-
Patent number: 6426953Abstract: The ATM bus (100) is composed of a clock signal, CLK, a synchronization signal, -SYNC, a data bus, S(0-31), and an adapter identification bus, SID(0-3). It is a synchronous bus running at any clock rates. The clock signal is generated by the backplane (20) and transmitted to each adapter (10-1, . . . 10-N). During each clock cycle, the data bus has three serialized operation modes (or cycles) defined in this order: a bus_req cycle of 1 clock period, a bus_ack cycle of 1 clock period and an ATM cell_xfr cycle of 14 clock periods. The free-running synchronization signal is generated on the backplane (20) and transmitted to each adapter (10-1, . . . , 10-N). The activation of the synchronization signal of one bit of the data bus, S(0-31), starts the bus_req cycle. In each case, the remaining data bus signals are left in high impedance state. To increase the bus performance, the synchronization signal is held active until an adapter activates its bus_request signal.Type: GrantFiled: November 10, 1998Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: Alain Benayoun, Patrick Michel, Claude Pin, Gilles Toubol
-
Patent number: 6401188Abstract: A method is disclosed for making a selection on a pattern sequence depending on whether or not the sequence belongs to a routing set, the routing set having at least two keys. The selection is made in a single step by analyzing a selection word (CASE SELECT) identifying the routing set.Type: GrantFiled: February 5, 1999Date of Patent: June 4, 2002Assignee: Cisco Technology, Inc.Inventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Patent number: 6341346Abstract: A method is disclosed for comparing a pattern sequence with a variable length key. A first bit of this sequence is identified by a pointer, the length and the location of the key are identified by a code word (W, S), the method includes a preliminary step of identifying the sequence and then performing a comparison with the variable length key.Type: GrantFiled: February 5, 1999Date of Patent: January 22, 2002Assignee: Cisco Technology, Inc.Inventors: Alain Benayoun, Jean-Francois Le Pennec, Patrick Michel, Claude Pin
-
Publication number: 20010007559Abstract: A system and method for performing interleaved packet processing in a network router. A packet to be routed includes a source address bit pattern and a destination address bit pattern that are each processed by a task processor in accordance with a data tree. The data tree includes multiple nodes linked by branches wherein an instruction that is associated with each node within the data tree is utilized for determining which branch is to be taken in accordance with the source address bit pattern or the destination address bit pattern. A first bank of registers is utilized to load an instruction to be executed by said task processor at each node of the data tree in accordance with the source address bit pattern. A second bank of registers is utilized for loading an instruction to be executed by the task processor at each node of the data tree in accordance with the destination address bit pattern.Type: ApplicationFiled: January 3, 2001Publication date: July 12, 2001Applicant: International Business Machines CorporationInventors: Jean Francois Le Pennec, Claude Pin, Alain Benayoun, Patrick Michel