Patents by Inventor Claudio Giaccio
Claudio Giaccio has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11573702Abstract: Devices and techniques are disclosed herein to extend a range of an effective delay of a delay circuit having a configurable delay limited to a first range of delay values with respect to a first edge of a clock signal. A selection circuit can selectively apply the configurable delay to a subsequent, second edge of the clock signal to extend the range of the effective delay of the delay circuit beyond the first range of delay values.Type: GrantFiled: May 26, 2021Date of Patent: February 7, 2023Assignee: Micron Technology, Inc.Inventors: Claudio Giaccio, Erminio Di Martino, Jeffery Carlos Bell
-
Patent number: 11309055Abstract: Apparatus and methods are disclosed, including test systems for memory devices. Example test systems and methods include power loss logic to determine when one or more test conditions have been met in a memory operation between a host device and a memory device under test. Example test systems and methods include a function to then instruct a power management device to trigger a power loss event.Type: GrantFiled: December 20, 2018Date of Patent: April 19, 2022Assignee: Micron Technology, Inc.Inventors: Claudio Giaccio, Ferdinando Pascale, Raffaele Mastrangelo, Erminio Di Martino, Ferdinando D'Alessandro, Cristiano Castellano, Andrea Castaldo
-
Patent number: 11282553Abstract: Devices and techniques are disclosed herein for determining, using a host device, a timing relationship between a data strobe signal, such as from an embedded MultiMediaCard (eMMC) device, and an internal clock signal. The host device can control a delay circuit using the determined timing relationship, such as to align received read data for sampling, or to determine or adjust a delay value of the delay circuit.Type: GrantFiled: December 31, 2019Date of Patent: March 22, 2022Assignee: Micron Technology, Inc.Inventors: Claudio Giaccio, Ferdinando Pascale, Erminio Di Martino, Raffaele Mastrangelo, Ferdinando D'Alessandro, Andrea Castaldo, Cristiano Castellano
-
Publication number: 20210341963Abstract: Devices and techniques are disclosed herein for determining, using a host device, a timing relationship between a data strobe signal, such as from an embedded MultiMediaCard (eMMC) device, and an internal clock signal. The host device can control a delay circuit using the determined timing relationship, such as to align received read data for sampling, or to determine or adjust a delay value of the delay circuit.Type: ApplicationFiled: July 12, 2021Publication date: November 4, 2021Inventors: Claudio Giaccio, Ferdinando Pascale, Erminio Di Martino, Raffaele Mastrangelo, Ferdinando D'Alessandro, Andrea Castaldo, Cristiano Castellano
-
Publication number: 20210286516Abstract: Devices and techniques are disclosed herein to extend a range of an effective delay of a delay circuit having a configurable delay limited to a first range of delay values with respect to a first edge of a clock signal. A selection circuit can selectively apply the configurable delay to a subsequent, second edge of the clock signal to extend the range of the effective delay of the delay circuit beyond the first range of delay values.Type: ApplicationFiled: May 26, 2021Publication date: September 16, 2021Inventors: Claudio Giaccio, Erminio Di Martino, Jeffery Carlos Bell
-
Patent number: 11061431Abstract: Devices and techniques are disclosed herein for determining, using a host device, a timing relationship between a data strobe signal, such as from an embedded MultiMediaCard (eMMC) device, and an internal clock signal. The host device can control a delay circuit using the determined timing relationship, such as to align received read data for sampling, or to determine or adjust a delay value of the delay circuit.Type: GrantFiled: June 28, 2018Date of Patent: July 13, 2021Assignee: Micron Technology, Inc.Inventors: Claudio Giaccio, Ferdinando Pascale, Erminio Di Martino, Raffaele Mastrangelo, Ferdinando D'Alessandro, Andrea Castaldo, Cristiano Castellano
-
Patent number: 11042301Abstract: Devices and techniques are disclosed herein for applying an effective sampling delay at a host device to one of an input signal, such as from an embedded MultiMediaCard (eMMC) device, or a clock signal. The host device can apply a configurable delay to one of the input signal or the clock signal with respect to a first edge of the clock signal, sample the input signal using the clock signal according to the configurable delay, and selectively align the sampled input signal to a subsequent, second edge of the clock signal to extend the configurable delay of the host device.Type: GrantFiled: December 13, 2018Date of Patent: June 22, 2021Assignee: Micron Technology, Inc.Inventors: Claudio Giaccio, Erminio Di Martino, Jeffery Carlos Bell
-
Publication number: 20200202971Abstract: Apparatus and methods are disclosed, including test systems for memory devices. Example test systems and methods include power loss logic to determine when one or more test conditions have been met in a memory operation between a host device and a memory device under test. Example test systems and methods include a function to then instruct a power management device to trigger a power loss event.Type: ApplicationFiled: December 20, 2018Publication date: June 25, 2020Inventors: Claudio Giaccio, Ferdinando Pascale, Raffaele Mastrangelo, Erminio Di Martino, Ferdinando D'Alessandro, Cristiano Castellano, Andrea Castaldo
-
Publication number: 20200192570Abstract: Devices and techniques are disclosed herein for applying an effective sampling delay at a host device to one of an input signal, such as from an embedded MultiMediaCard (eMMC) device, or a clock signal. The host device can apply a configurable delay to one of the input signal or the clock signal with respect to a first edge of the clock signal, sample the input signal using the clock signal according to the configurable delay, and selectively align the sampled input signal to a subsequent, second edge of the clock signal to extend the configurable delay of the host device.Type: ApplicationFiled: December 13, 2018Publication date: June 18, 2020Inventors: Claudio Giaccio, Erminio Di Martino, Jeffery Carlos Bell
-
Publication number: 20200152245Abstract: Devices and techniques are disclosed herein for determining, using a host device, a timing relationship between a data strobe signal, such as from an embedded MultiMediaCard (eMMC) device, and an internal clock signal. The host device can control a delay circuit using the determined timing relationship, such as to align received read data for sampling, or to determine or adjust a delay value of the delay circuit.Type: ApplicationFiled: December 31, 2019Publication date: May 14, 2020Inventors: Claudio Giaccio, Ferdinando Pascale, Erminio Di Martino, Raffaele Mastrangelo, Ferdinando D'Alessandro, Andrea Castaldo, Cristiano Castellano
-
Patent number: 10546620Abstract: Devices and techniques are disclosed herein for determining, using a host device, a timing relationship between a data strobe signal, such as from an embedded MultiMediaCard (eMMC) device, and an internal clock signal. The host device can control a delay circuit using the determined timing relationship, such as to align received read data for sampling, or to determine or adjust a delay value of the delay circuit.Type: GrantFiled: June 28, 2018Date of Patent: January 28, 2020Assignee: Micron Technology, Inc.Inventors: Claudio Giaccio, Ferdinando Pascale, Erminio Di Martino, Raffaele Mastrangelo, Ferdinando D'Alessandro, Andrea Castaldo, Cristiano Castellano
-
Publication number: 20200004289Abstract: Devices and techniques are disclosed herein for determining, using a host device, a timing relationship between a data strobe signal, such as from an embedded MultiMediaCard (eMMC) device, and an internal clock signal. The host device can control a delay circuit using the determined timing relationship, such as to align received read data for sampling, or to determine or adjust a delay value of the delay circuit.Type: ApplicationFiled: June 28, 2018Publication date: January 2, 2020Inventors: Claudio Giaccio, Ferdinando Pascale, Erminio Di Martino, Raffaele Mastrangelo, Ferdinando D'Alessandro, Andrea Castaldo, Cristiano Castellano
-
Publication number: 20200005840Abstract: Devices and techniques are disclosed herein for determining, using a host device, a timing relationship between a data strobe signal, such as from an embedded MultiMediaCard (eMMC) device, and an internal clock signal. The host device can control a delay circuit using the determined timing relationship, such as to align received read data for sampling, or to determine or adjust a delay value of the delay circuit.Type: ApplicationFiled: June 28, 2018Publication date: January 2, 2020Inventors: Claudio Giaccio, Ferdinando Pascale, Erminio Di Martino, Raffaele Mastrangelo, Ferdinando D'Alessandro, Andrea Castaldo, Cristiano Castellano
-
Patent number: 9971536Abstract: Various embodiments disclose a controller to manage memory devices. In an exemplary method, signals are exchanged with a host processor to allow the host processor to communicate with multiple memory devices in a memory stack as a single device, regardless of an actual number of memory devices within the memory stack. Power is provided to a single one of the multiple memory devices in the memory stack at a time to reduce power consumption. Other methods, apparatuses, and devices are also disclosed.Type: GrantFiled: February 13, 2017Date of Patent: May 15, 2018Assignee: Micron Technology, Inc.Inventors: Federico Tiziani, Giovanni Campardo, Massimo Iaculo, Claudio Giaccio, Manuela Scognamiglio, Danilo Caraccio, Ornella Vitale, Antonino Pollio
-
Publication number: 20170160973Abstract: A single virtualized ECC NAND controller executes an ECC algorithm and manages a stack of NAND flash memories. The virtualized ECC NAND controller allows the host processor to drive the stack of flash memory devices as a single NAND chip while the controller redirects the data to the selected NAND memory device in the stack.Type: ApplicationFiled: February 13, 2017Publication date: June 8, 2017Inventors: Federico Tiziani, Giovanni Campardo, Massimo Iaculo, Claudio Giaccio, Manuela Scognamiglio, Danilo Caraccio, Ornella Vitale, Antonino Pollio
-
Patent number: 9569129Abstract: Various embodiments disclose a controller to manage memory devices. In an exemplary method, signals are exchanged with a host processor to allow the host processor to communicate with a plurality of memory devices in a memory stack as a single device, regardless of an actual number of memory devices within the memory stack. Power is provided to a single one of the plurality of the memory devices in the memory stack at a time to reduce power consumption. Other methods, apparatuses, and devices are also disclosed.Type: GrantFiled: December 14, 2015Date of Patent: February 14, 2017Assignee: Micron Technology, Inc.Inventors: Federico Tiziani, Giovanni Campardo, Massimo Iaculo, Claudio Giaccio, Manuela Scognamiglio, Danilo Caraccio, Ornella Vitale, Antonino Pollio
-
Publication number: 20160098223Abstract: A single virtualized ECC NAND controller executes an ECC algorithm and manages a stack of NAND flash memories. The virtualized ECC NAND controller allows the host processor to drive the stack of flash memory devices as a single NAND chip while the controller redirects the data to the selected NAND memory device in the stack.Type: ApplicationFiled: December 14, 2015Publication date: April 7, 2016Inventors: Federico Tiziani, Giovanni Campardo, Massimo Iaculo, Claudio Giaccio, Manuela Scognamiglio, Danilo Caraccio, Ornella Vitale, Antonino Pollio
-
Patent number: 9213603Abstract: In various embodiments, a single virtualized error correcting code (ECC) NAND controller executes an ECC algorithm and manages a stack of NAND flash memories. The virtualized ECC NAND controller allows the host processor to drive the stack of flash memory devices as a single NAND chip while the controller redirects the data to the selected NAND memory device in the stack. In various embodiments, a controller manages a plurality of NAND memory devices. The controller provides power to a select one of the plurality of NAND memory devices at a time to conserve overall power consumption of the storage system.Type: GrantFiled: August 11, 2014Date of Patent: December 15, 2015Assignee: Micron Technology, Inc.Inventors: Federico Tiziani, Giovanni Campardo, Massimo Iaculo, Claudio Giaccio, Manuela Scognamiglio, Danilo Caraccio, Ornella Vitale, Antonino Pollio
-
Publication number: 20140351675Abstract: In various embodiments, a single virtualized error correcting code (ECC) NAND controller executes an ECC algorithm and manages a stack of NAND flash memories. The virtualized ECC NAND controller allows the host processor to drive the stack of flash memory devices as a single NAND chip while the controller redirects the data to the selected NAND memory device in the stack. In various embodiments, a controller manages a plurality of NAND memory devices. The controller provides power to a select one of the plurality of NAND memory devices at a time to conserve overall power consumption of the storage system.Type: ApplicationFiled: August 11, 2014Publication date: November 27, 2014Inventors: Federico Tiziani, Giovanni Campardo, Massimo Iaculo, Claudio Giaccio, Manuela Scognamiglio, Danilo Caraccio, Ornella Vitale, Antonino Pollio
-
Patent number: 8806293Abstract: A single virtualized ECC NAND controller executes an ECC algorithm and manages a stack of NAND flash memories. The virtualized ECC NAND controller allows the host processor to drive the stack of flash memory devices as a single NAND chip while the controller redirects the data to the selected NAND memory device in the stack.Type: GrantFiled: October 9, 2008Date of Patent: August 12, 2014Assignee: Micron Technology, Inc.Inventors: Federico Tiziani, Giovanni Campardo, Massimo Iaculo, Claudio Giaccio, Manuela Scognamiglio, Danilo Caraccio, Ornella Vitale, Antonino Pollio