Patents by Inventor Clint Kemerling
Clint Kemerling has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11539360Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: GrantFiled: July 22, 2020Date of Patent: December 27, 2022Assignee: QUALCOMM IncorporatedInventors: Max Samuel Aubain, Clint Kemerling
-
Publication number: 20200350906Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. in some embodiments, an RE circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: ApplicationFiled: July 22, 2020Publication date: November 5, 2020Inventors: Max Samuel AUBAIN, Clint KEMERLING
-
Patent number: 10756724Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: GrantFiled: May 16, 2019Date of Patent: August 25, 2020Assignee: QUALCOMM IncorporatedInventors: Max Samuel Aubain, Clint Kemerling
-
Publication number: 20190273490Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: ApplicationFiled: May 16, 2019Publication date: September 5, 2019Inventors: Max Samuel Aubain, Clint Kemerling
-
Patent number: 10326439Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: GrantFiled: December 18, 2017Date of Patent: June 18, 2019Assignee: QUALCOMM IncorporatedInventors: Max Aubain, Clint Kemerling
-
Publication number: 20180204101Abstract: An antenna tuning circuit achieves robust performance in a closed loop antenna tuning system due to the addition of protection circuits. In one instance, a protection circuit to detect an overload condition based on a threshold value may be included in the antenna tuning circuit. The antenna tuning circuit also includes a protection state register coupled to the protection circuit to store one or more safe states of operation to which the circuit is restored in response to detecting the overload condition. The antenna tuning circuit also includes a bus interface coupled to the protection state register to transmit an indication of a state of operation of the circuit to an external tuning control device coupled to the circuit and to receive pre-defined protection actions from the external tuning control device in response to the indication of the state of operation.Type: ApplicationFiled: May 26, 2017Publication date: July 19, 2018Inventors: Maurice Adrianus DE JONGH, Jiri STULEMEIJER, Perry Wyan LOU, Clint KEMERLING, David Loweth WINSLOW, Anton ARRIAGADA
-
Publication number: 20180109252Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: ApplicationFiled: December 18, 2017Publication date: April 19, 2018Inventors: Max Aubain, Clint KEMERLING
-
Patent number: 9900001Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: GrantFiled: April 23, 2015Date of Patent: February 20, 2018Assignee: QUALCOMM IncorporatedInventors: Max Samuel Aubain, Clint Kemerling
-
Patent number: 9503074Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: GrantFiled: March 6, 2015Date of Patent: November 22, 2016Assignee: Qualcomm IncorporatedInventors: Max Samuel Aubain, Clint Kemerling
-
Publication number: 20160261265Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: ApplicationFiled: April 23, 2015Publication date: September 8, 2016Inventors: Max Samuel Aubain, Clint Kemerling
-
Publication number: 20160261262Abstract: In some method and apparatus embodiments, an RF circuit comprises a switch transistor having a source, a drain, a gate, and a body. A gate control voltage is applied to the gate of the switch transistor. A body control voltage is applied to the body of the switch transistor. The body control voltage is a positive bias voltage when the switch transistor is in an on state. In some embodiments, an RF circuit comprises a control voltage applied to the gate of the switch transistor through a first resistance and applied to the body of the switch transistor through a second resistance. The first resistance is different from the second resistance.Type: ApplicationFiled: March 6, 2015Publication date: September 8, 2016Inventors: Max Samuel Aubain, Clint Kemerling
-
Patent number: 9385595Abstract: A charge pump regulator circuit includes an oscillator and one or more charge pumps. One or more oscillating signals are generated by the oscillator. Each oscillating signal has a peak-to-peak amplitude that is variable dependent on a variable drive signal. For some embodiments having multiple oscillating signals, each oscillating signal is phase shifted from a preceding oscillating signal. For some embodiments having multiple charge pumps, each charge pump is connected to receive a corresponding one of the oscillating signals. Each charge pump outputs a voltage and current. For some embodiments having multiple charge pumps, the output of each charge pump is phase shifted from the outputs of other charge pumps. A combination of the currents thus produced is provided at about a voltage level to a load.Type: GrantFiled: July 1, 2015Date of Patent: July 5, 2016Assignee: QUALCOMM SWITCH CORP.Inventors: Stuart B. Molin, Perry Lou, Clint Kemerling
-
Publication number: 20150303794Abstract: A charge pump regulator circuit includes an oscillator and one or more charge pumps. One or more oscillating signals are generated by the oscillator. Each oscillating signal has a peak-to-peak amplitude that is variable dependent on a variable drive signal. For some embodiments having multiple oscillating signals, each oscillating signal is phase shifted from a preceding oscillating signal. For some embodiments having multiple charge pumps, each charge pump is connected to receive a corresponding one of the oscillating signals. Each charge pump outputs a voltage and current. For some embodiments having multiple charge pumps, the output of each charge pump is phase shifted from the outputs of other charge pumps. A combination of the currents thus produced is provided at about a voltage level to a load.Type: ApplicationFiled: July 1, 2015Publication date: October 22, 2015Inventors: Stuart B. Molin, Perry Lou, Clint Kemerling
-
Patent number: 9081399Abstract: A charge pump regulator circuit includes an oscillator and one or more charge pumps. One or more oscillating signals are generated by the oscillator. Each oscillating signal has a frequency or amplitude or both that are variable dependent on a variable drive signal. For some embodiments having multiple oscillating signals, each oscillating signal is phase shifted from a preceding oscillating signal. For some embodiments having multiple charge pumps, each charge pump is connected to receive a corresponding one of the oscillating signals. Each charge pump outputs a voltage and current. For some embodiments having multiple charge pumps, the output of each charge pump is phase shifted from the outputs of other charge pumps. A combination of the currents thus produced is provided at about a voltage level to a load.Type: GrantFiled: July 8, 2013Date of Patent: July 14, 2015Assignee: Silanna Semiconductor U.S.A., Inc.Inventors: Stuart B. Molin, Perry Lou, Clint Kemerling
-
Patent number: 9041370Abstract: A charge pump regulator circuit includes a voltage controlled oscillator and a plurality of charge pumps. The voltage controlled oscillator has a plurality of inverter stages connected in series in a ring. A plurality of oscillating signals is generated from outputs of the inverter stages. Each oscillating signal has a frequency or amplitude or both that are variable dependent on a variable drive voltage. Each oscillating signal is phase shifted from a preceding oscillating signal. Each charge pump is connected to a corresponding one of the inverter stages to receive the oscillating signal produced by that inverter stage. Each charge pump outputs a voltage and current. The output of each charge pump is phase shifted from the outputs of other charge pumps. A combination of the currents thus produced is provided at about a voltage level to the load.Type: GrantFiled: July 9, 2012Date of Patent: May 26, 2015Assignee: Silanna Semiconductor U.S.A., Inc.Inventors: Stuart B. Molin, Perry Lou, Clint Kemerling
-
Publication number: 20140009135Abstract: A charge pump regulator circuit includes a voltage controlled oscillator and a plurality of charge pumps. The voltage controlled oscillator has a plurality of inverter stages connected in series in a ring. A plurality of oscillating signals is generated from outputs of the inverter stages. Each oscillating signal has a frequency or amplitude or both that are variable dependent on a variable drive voltage. Each oscillating signal is phase shifted from a preceding oscillating signal. Each charge pump is connected to a corresponding one of the inverter stages to receive the oscillating signal produced by that inverter stage. Each charge pump outputs a voltage and current. The output of each charge pump is phase shifted from the outputs of other charge pumps. A combination of the currents thus produced is provided at about a voltage level to the load.Type: ApplicationFiled: July 9, 2012Publication date: January 9, 2014Applicant: IO SEMICONDUCTOR, INC.Inventors: Stuart B. Molin, Perry Lou, Clint Kemerling
-
Publication number: 20140009136Abstract: A charge pump regulator circuit includes an oscillator and one or more charge pumps. One or more oscillating signals are generated by the oscillator. Each oscillating signal has a frequency or amplitude or both that are variable dependent on a variable drive signal. For some embodiments having multiple oscillating signals, each oscillating signal is phase shifted from a preceding oscillating signal. For some embodiments having multiple charge pumps, each charge pump is connected to receive a corresponding one of the oscillating signals. Each charge pump outputs a voltage and current. For some embodiments having multiple charge pumps, the output of each charge pump is phase shifted from the outputs of other charge pumps. A combination of the currents thus produced is provided at about a voltage level to a load.Type: ApplicationFiled: July 8, 2013Publication date: January 9, 2014Inventors: Stuart B. Molin, Perry Lou, Clint Kemerling
-
Patent number: 8497670Abstract: A charge pump regulator circuit includes a voltage controlled oscillator and a plurality of charge pumps. The voltage controlled oscillator has a plurality of inverter stages connected in series in a ring. A plurality of oscillating signals is generated from outputs of the inverter stages. Each oscillating signal has a frequency or amplitude or both that are variable dependent on a variable drive voltage. Each oscillating signal is phase shifted from a preceding oscillating signal. Each charge pump is connected to a corresponding one of the inverter stages to receive the oscillating signal produced by that inverter stage. Each charge pump outputs a voltage and current. The output of each charge pump is phase shifted from the outputs of other charge pumps. A combination of the currents thus produced is provided at about a voltage level to the load.Type: GrantFiled: December 19, 2012Date of Patent: July 30, 2013Assignee: IO Semiconductor, Inc.Inventors: Stuart B. Molin, Perry Lou, Clint Kemerling
-
Publication number: 20070069291Abstract: A method and apparatus are disclosed for use in improving the gate oxide reliability of semiconductor-on-insulator (SOI) metal-oxide-silicon field effect transistor (MOSFET) devices using accumulated charge control (ACC) techniques. The method and apparatus are adapted to remove, reduce, or otherwise control accumulated charge in SOI MOSFETs, thereby yielding improvements in FET performance characteristics. In one embodiment, a circuit comprises a MOSFET, operating in an accumulated charge regime, and means for controlling the accumulated charge, operatively coupled to the SOI MOSFET. A first determination is made of the effects of an uncontrolled accumulated charge on time dependent dielectric breakdown (TDDB) of the gate oxide of the SOI MOSFET. A second determination is made of the effects of a controlled accumulated charge on TDDB of the gate oxide of the SOI MOSFET.Type: ApplicationFiled: September 14, 2006Publication date: March 29, 2007Inventors: Michael Stuber, Christopher Brindle, Dylan Kelly, Clint Kemerling, George Imthurn, Robert Welstand, Mark Burgener, Alexander Dribinsky, Tae Kim
-
Publication number: 20070018247Abstract: A method and apparatus for use in improving the linearity characteristics of MOSFET devices using an accumulated charge sink (ACS) are disclosed. The method and apparatus are adapted to remove, reduce, or otherwise control accumulated charge in SOI MOSFETs, thereby yielding improvements in FET performance characteristics. In one exemplary embodiment, a circuit having at least one SOI MOSFET is configured to operate in an accumulated charge regime. An accumulated charge sink, operatively coupled to the body of the SOI MOSFET, eliminates, removes or otherwise controls accumulated charge when the FET is operated in the accumulated charge regime, thereby reducing the nonlinearity of the parasitic off-state source-to-drain capacitance of the SOI MOSFET. In RF switch circuits implemented with the improved SOI MOSFET devices, harmonic and intermodulation distortion is reduced by removing or otherwise controlling the accumulated charge when the SOI MOSFET operates in an accumulated charge regime.Type: ApplicationFiled: July 10, 2006Publication date: January 25, 2007Inventors: Christopher Brindle, Michael Stuber, Dylan Kelly, Clint Kemerling, George Imthurn, Robert Welstand, Mark Burgener