Patents by Inventor Coke Reed
Coke Reed has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7835278Abstract: A switching system for routing information packets that can simultaneously receive a variety of packet formats. The packet formats include electronic packet transmissions, optical wave division multiplexed data (WDM) with a single frame consisting of a plurality of packets to be sent to a common output line, with each packet traveling on a separate wavelength, WDM packets where the header of an individual packet travels on a wavelength different from the remainder of the packet (i.e. the payload) and the payload either travels on a single wavelength or is subdivided into a plurality of sub-packets with each sub-packet carried on a separate wavelength, and the like. The system includes input devices, a scheduling unit, a switching unit; and variable delay line units. A deconcentrator in the packet switching system creates a minimum gap between packets.Type: GrantFiled: November 17, 2008Date of Patent: November 16, 2010Assignee: Interactic Holdings, LLCInventors: John Hesse, Coke Reed, David Murphy
-
Publication number: 20090067837Abstract: A switching system for routing information packets that can simultaneously receive a variety of packet formats. The packet formats include electronic packet transmissions, optical wave division multiplexed data (WDM) with a single frame consisting of a plurality of packets to be sent to a common output line, with each packet traveling on a separate wavelength, WDM packets where the header of an individual packet travels on a wavelength different from the remainder of the packet (i.e. the payload) and the payload either travels on a single wavelength or is subdivided into a plurality of sub-packets with each sub-packet carried on a separate wavelength, and the like. The system includes input devices, a scheduling unit, a switching unit; and variable delay line units. A deconcentrator in the packet switching system creates a minimum gap between packets.Type: ApplicationFiled: November 17, 2008Publication date: March 12, 2009Applicant: INTERACTIC HOLDINGS, LLCInventors: John Hesse, Coke Reed, David Murphy
-
Publication number: 20080104369Abstract: A network device comprises a controller that manages data flow through a network interconnecting a plurality of processors. The processors of the processor plurality comprise a local memory divided into a private local memory and a public local memory, a local cache, and working registers. The network device further comprises a plurality of cache mirror registers coupled to the controller that receive data to be forwarded to the processor plurality. The controller is responsive to a request to receive data by transferring requested data directly to public memory without interrupting the processor, and by transferring requested data via at least one cache mirror register for a transfer to processor local cache, and to processor working registers.Type: ApplicationFiled: October 26, 2007Publication date: May 1, 2008Inventor: Coke Reed
-
Publication number: 20080069125Abstract: This invention is directed to a parallel, control-information generation, distribution and processing system. This scalable, pipelined control and switching system efficiently and fairly manages a plurality of incoming data streams, and applies class and quality of service requirements. The present invention also uses scalable MLML switch fabrics to control a data packet switch, including a request-processing switch used to control the data-packet switch. Also included is a request processor for each output port, which manages and approves all data flow to that output port, and an answer switch which transmits answer packets from request processors back to requesting input ports.Type: ApplicationFiled: November 29, 2007Publication date: March 20, 2008Applicant: INTERACTIC HOLDINGS, LLCInventors: Coke Reed, John Hesse
-
Publication number: 20070186008Abstract: A network or interconnect structure 100 utilizes a data flow technique that is based on timing and positioning of messages communicating through the interconnect structure. Switching control is distributed throughout multiple nodes 102 in the structure so that a supervisory controller providing a global control function and complex logic structures are avoided. The interconnect structure operates as a “deflection” or “hot potato” system in which processing and storage overhead at each node is minimized. Elimination of a global controller and buffering at the nodes greatly reduces the amount of control and logic structures in the interconnect structure, simplifying overall control components and network interconnect components 104 and improving speed performance of message communication.Type: ApplicationFiled: June 16, 2004Publication date: August 9, 2007Inventor: Coke Reed
-
Patent number: 7221677Abstract: A network or interconnect structure which includes a plurality of nodes which are interconnected within a hierarchical multiple level structure. The level of each node is determined by the position of the node within the structure and data messages move from node to node from a source level to a destination level. Each node within the interconnect structure is capable of receiving simultaneous data messages at its input ports from any other node and the receiving node is able to transmit each of the received data messages through its output ports to separate nodes in the interconnect structure to one or more levels below the level of the receiving node.Type: GrantFiled: October 19, 2000Date of Patent: May 22, 2007Assignee: Interactic Holdings, LLCInventors: Coke Reed, John Hesse
-
Publication number: 20070076761Abstract: An interconnect structure is disclosed comprising a collection of input ports, a collection of output ports, and a switching element. Data enters the switching element only at specific data entry times. The interconnect structure includes a collection of synchronizing elements. Data in the form of packets enter the input ports in an asynchronous fashion. The data packets pass from the input ports to the synchronizing units. The data exits the synchronizing units and enters the switching element with each packet arriving at the switching element at a specific data entry time.Type: ApplicationFiled: September 15, 2005Publication date: April 5, 2007Inventors: Coke Reed, David Murphy
-
Publication number: 20060171386Abstract: A switching system for routing information packets that can simultaneously receive a variety of packet formats. The packet formats include electronic packet transmissions, optical wave division multiplexed data (WDM) with a single frame consisting of a plurality of packets to be sent to a common output line, with each packet traveling on a separate wavelength, WDM packets where the header of an individual packet travels on a wavelength different from the remainder of the packet (i.e. the payload) and the payload either travels on a single wavelength or is subdivided into a plurality of sub-packets with each sub-packet carried on a separate wavelength, and the like. The system includes input devices, a scheduling unit, a switching unit; and variable delay line units. A deconcentrator in the packet switching system creates a minimum gap between packets.Type: ApplicationFiled: August 31, 2005Publication date: August 3, 2006Inventors: John Hesse, Coke Reed, David Murphy
-
Publication number: 20060159111Abstract: An interconnect structure comprises a plurality of network-connected devices and a logic adapted to control a first subset of the network-connected devices to transmit data and simultaneously control a second subset of the network-connected devices to prepare for data transmission at a future time. The logic can execute an operation that activates a data transmission action upon realization of at least one predetermined criterion.Type: ApplicationFiled: December 20, 2005Publication date: July 20, 2006Inventors: Coke Reed, David Murphy
-
Publication number: 20060029058Abstract: An interconnection network has a first stage network and a second stage network and a collection of devices outside the network so that a first device is capable of sending data to a second device. The first stage network is connected to inputs of the second stage network. The first and second stage networks each have more outputs than inputs. The data is first sent from the first device to the first stage network and then from the first stage network to the second stage network. The data is sent to the second device from the second stage network. The number of inputs to a device w the collection of devices from the second stage network exceeds the number of outputs from device w into the first stage network. The device w with NP input ports is capable of simultaneously receiving data from NP devices in the collection of devices. The latency through the entire system may be a fixed constant.Type: ApplicationFiled: March 8, 2005Publication date: February 9, 2006Inventors: Coke Reed, David Murphy
-
Patent number: 6956861Abstract: An interconnect structure comprising a plurality of input ports and a plurality of output ports with messages being sent from an input port to a predetermined output port through a switch S. Advantageously, the setting of switch S is not dependent upon the predetermined output port to which a particular message is being sent.Type: GrantFiled: April 16, 2002Date of Patent: October 18, 2005Assignee: Interactics Holdings, LLCInventors: Coke Reed, David Murphy
-
Publication number: 20050105515Abstract: An interconnect structure comprises a logic capable of error detection and/or error correction. A logic formats a data stream into a plurality of fixed-size segments. The individual segments include a header containing at least a set presence bit and a target address, a payload containing at least segment data and a copy of the target address, and a parity bit designating parity of the payload, the logic arranging the segment plurality into a multiple-dimensional matrix. A logic analyzes segment data in a plurality of dimensions following passage of the data through a plurality of switches including analysis to detect segment error, column error, and payload error.Type: ApplicationFiled: October 27, 2004Publication date: May 19, 2005Applicant: Interactic Holdings, LLCInventors: Coke Reed, David Murphy
-
Publication number: 20050008010Abstract: An interconnect device includes a data switch and a control switch coupled in parallel between multiple input lines and a plurality of output ports. The interconnect device comprises an input logic element coupled between the multiple input lines and the data switch. The input logic element can receive a data stream composed of ordered data segments, insert the data segments into the data switch, and regulate data segment insertion to delay insertion of a data segment subsequent in order until a signal is received designating exit from the data switch of a data segment previous in order.Type: ApplicationFiled: July 9, 2004Publication date: January 13, 2005Applicant: Interactic Holdings, LLCInventor: Coke Reed
-
Publication number: 20040090964Abstract: An interconnect structure having a plurality of input ports and a plurality of output ports, including an input controller which requests permission from predetermined logic within the structure to inject an entire message through two stages of data switches. The request contains only a portion of the address for a message target output with the amount of target output addresses supplied by the input controller depending upon the data rate of the target output port.Type: ApplicationFiled: November 7, 2002Publication date: May 13, 2004Inventors: Coke Reed, David Murphy
-
Patent number: 6687253Abstract: An interconnect structure substantially improves operation of an information concentrator through usage of single-bit routing through control cells using a control signal. The interconnect structure and operating technique support wormhole routing and flow of messages. Message packets are always buffered within the structure and never discarded, so that any packet that enters the structure is guaranteed to exit. In one example, the interconnect structure includes a ribbon of interconnect lines connecting a plurality of nodes in nonintersecting paths. The ribbon of interconnect lines winds through a plurality of levels from the source level to the destination level. The number of turns of a winding decreases from the source level to the destination level. The interconnect structure further includes a plurality of columns formed by interconnect lines coupling the nodes across the ribbon in cross-section through the windings of the levels.Type: GrantFiled: October 19, 2000Date of Patent: February 3, 2004Assignee: Interactic Holdings, LLCInventors: Coke Reed, John Hesse
-
Publication number: 20030193943Abstract: An interconnect structure comprising a plurality of input ports and a plurality of output ports with messages being sent from an input port to a predetermined output port through a switch S. Advantageously, the setting of switch S is not dependent upon the predetermined output port to which a particular message is being sent.Type: ApplicationFiled: April 16, 2002Publication date: October 16, 2003Inventors: Coke Reed, David Murphy
-
Publication number: 20030035371Abstract: This invention is directed to a parallel, control-information generation, distribution and processing system. This scalable, pipelined control and switching system efficiently and fairly manages a plurality of incoming data streams, and applies class and quality of service requirements. The present invention also uses scalable MLML switch fabrics to control a data packet switch, including a request-processing switch used to control the data-packet switch. Also included is a request processor for each output port, which manages and approves all data flow to that output port, and an answer switch which transmits answer packets from request processors back to requesting input ports.Type: ApplicationFiled: July 31, 2001Publication date: February 20, 2003Inventors: Coke Reed, John Hesse