Patents by Inventor Craig A. MacKenna
Craig A. MacKenna has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8719749Abstract: A counter/timer circuit and a method of operating the counter/timer circuit are described. In one embodiment, a method of operating a counter/timer circuit involves determining a match condition by comparing a count value of the counter/timer circuit with a value stored in a match register of the counter/timer circuit and delaying an assertion of the match condition based on a value programmed in a match companion register of the counter/timer circuit. The match companion register is associated with the match register. Other embodiments are also described.Type: GrantFiled: July 31, 2012Date of Patent: May 6, 2014Assignee: NXP B.V.Inventors: Neil E. Birns, Craig A. MacKenna
-
Patent number: 8693614Abstract: A counter/timer circuit and method of generating timed output signals using the counter/timer circuit, uses multiple counters that are configurable to operate as one or more counters. The counters are controlled by control signals from a control logic circuitry of the counter/timer circuit, where at least some of the control signals are dependent on event signals generated by an event generation module of the counter/timer circuit. The generated event signals are based on at least one of: an input signal, an output signal, and a counter match, qualified by a state value associated with the counters.Type: GrantFiled: June 4, 2012Date of Patent: April 8, 2014Assignee: NXP B.V.Inventors: Craig A. MacKenna, Neil E. Birns
-
Publication number: 20140035648Abstract: A counter/timer circuit and a method of operating the counter/timer circuit are described. In one embodiment, a method of operating a counter/timer circuit involves determining a match condition by comparing a count value of the counter/timer circuit with a value stored in a match register of the counter/timer circuit and delaying an assertion of the match condition based on a value programmed in a match companion register of the counter/timer circuit. The match companion register is associated with the match register. Other embodiments are also described.Type: ApplicationFiled: July 31, 2012Publication date: February 6, 2014Applicant: NXP B.V.Inventors: Neil E. Birns, Craig A. MacKenna
-
Patent number: 8392641Abstract: Aspects of the disclosure are directed to a system having a particularly-configured microcontroller. In one embodiment, the microcontroller includes the following: a processor; a processor data bus connected to the processor; a set of peripherals; a peripheral data bus connected to the peripherals; a peripheral bus bridge providing an interface between the processor data bus and the peripheral data base and including a plurality of special function register bank blocks that are internal to the microcontroller, each register bank block having a respective output; and a register bank block decoder circuit for decoding interrupts to provide a selection output for activation of one of the plurality of register bank blocks.Type: GrantFiled: May 24, 2010Date of Patent: March 5, 2013Assignee: NXP B.V.Inventors: Pankaj Shrivastava, Gregory Goodhue, Ata Khan, Zhimin Ding, Craig MacKenna
-
Patent number: 8341382Abstract: A microcontroller using an optimized buffer replacement strategy comprises a memory configured to store instructions, a processor configured to execute said program instructions, and a memory accelerator operatively coupled between the processor and the memory. The memory accelerator is configured to receive an information request and overwrite the buffer from which the prefetch was initiated with the requested information when the request is fulfilled by a previously initiated prefetch operation.Type: GrantFiled: September 30, 2010Date of Patent: December 25, 2012Assignee: NXP B.V.Inventors: Craig MacKenna, Rick Varney, Gregory Goodhue
-
Publication number: 20120236981Abstract: A counter/timer circuit and method of generating timed output signals using the counter/timer circuit, uses multiple counters that are configurable to operate as one or more counters. The counters are controlled by control signals from a control logic circuitry of the counter/timer circuit, where at least some of the control signals are dependent on event signals generated by an event generation module of the counter/timer circuit. The generated event signals are based on at least one of: an input signal, an output signal, and a counter match, qualified by a state value associated with the counters.Type: ApplicationFiled: June 4, 2012Publication date: September 20, 2012Applicant: NXP B.V.Inventors: CRAIG A. MACKENNA, NEIL E. BIRNS
-
Patent number: 8266369Abstract: Flash-type memory access and control is facilitated (e.g., as random-access memory). According to an example embodiment, an interface communicates with and controls a flash memory circuit over a peripheral interface bus. The interface uses a FIFO buffer coupled to receive data from and store data for the flash memory circuit and to provide access to the stored data. An interface controller communicates with the flash memory circuit via the peripheral interface bus to initialize the flash memory circuit and to access data thereto, in response to requests from a processor. In some applications, the flash memory circuit is initialized by sending commands to it. The interface may be placed into a read-only mode in which data in the flash memory is accessed as part of main (computer) processor memory, using the FIFO to buffer data from the flash.Type: GrantFiled: December 18, 2009Date of Patent: September 11, 2012Assignee: NXP B.V.Inventors: Craig MacKenna, Prithvi Nagaraj, Rob Cosaro
-
Patent number: 8229056Abstract: A counter/timer circuit and method of generating timed output signals using the counter/timer circuit, uses multiple counters that are configurable to operate as one or more counters. The counters are controlled by control signals from a control logic circuitry of the counter/timer circuit, where at least some of the control signals are dependent on event signals generated by an event generation module of the counter/timer circuit. The generated event signals are based on at least one of: an input signal, an output signal, and a counter match, qualified by a state value associated with the counters.Type: GrantFiled: December 17, 2010Date of Patent: July 24, 2012Assignee: NXP B.V.Inventors: Craig A. MacKenna, Neil E. Birns
-
Publication number: 20120155603Abstract: A counter/timer circuit and method of generating timed output signals using the counter/timer circuit, uses multiple counters that are configurable to operate as one or more counters. The counters are controlled by control signals from a control logic circuitry of the counter/timer circuit, where at least some of the control signals are dependent on event signals generated by an event generation module of the counter/timer circuit. The generated event signals are based on at least one of: an input signal, an output signal, and a counter match, qualified by a state value associated with the counters.Type: ApplicationFiled: December 17, 2010Publication date: June 21, 2012Applicant: NXP B.V.Inventors: CRAIG A. MACKENNA, NEIL E. BIRNS
-
Publication number: 20120084532Abstract: A microcontroller using an optimized buffer replacement strategy comprises a memory configured to store instructions, a processor configured to execute said program instructions, and a memory accelerator operatively coupled between the processor and the memory. The memory accelerator is configured to receive an information request and overwrite the buffer from which the prefetch was initiated with the requested information when the request is fulfilled by a previously initiated prefetch operation.Type: ApplicationFiled: September 30, 2010Publication date: April 5, 2012Applicant: NXP B.V.Inventors: Craig MaCkenna, Richard N. Varney, Gregory K. Goodhue
-
Publication number: 20110153910Abstract: Flash-type memory access and control is facilitated (e.g., as random-access memory). According to an example embodiment, an interface communicates with and controls a flash memory circuit over a peripheral interface bus. The interface uses a FIFO buffer coupled to receive data from and store data for the flash memory circuit and to provide access to the stored data. An interface controller communicates with the flash memory circuit via the peripheral interface bus to initialize the flash memory circuit and to access data thereto, in response to requests from a processor. In some applications, the flash memory circuit is initialized by sending commands to it. The interface may be placed into a read-only mode in which data in the flash memory is accessed as part of main (computer) processor memory, using the FIFO to buffer data from the flash.Type: ApplicationFiled: December 18, 2009Publication date: June 23, 2011Inventors: Craig MacKenna, Prithvi Nagaraj, Rob Cosaro
-
Publication number: 20100299471Abstract: Aspects of the disclosure are directed to a system having a particularly-configured microcontroller. In one embodiment, the microcontroller includes the following: a processor; a processor data bus connected to the processor; a set of peripherals; a peripheral data bus connected to the peripherals; a peripheral bus bridge providing an interface between the processor data bus and the peripheral data base and including a plurality of special function register bank blocks that are internal to the microcontroller, each register bank block having a respective output; and a register bank block decoder circuit for decoding interrupts to provide a selection output for activation of one of the plurality of register bank blocks.Type: ApplicationFiled: May 24, 2010Publication date: November 25, 2010Inventors: Pankaj Shrivastava, Gregory Goodhue, Ata khan, Zhimin Ding, Craig Mackenna
-
Publication number: 20060206646Abstract: Typically, for processing systems it must be guaranteed that all interrupted program stream parameters are restored before the execution of the first program stream resumes. If during this transfer an interrupt occurs, then all data may not be stored or restored. If the error free storage of the program register contents and other critical first program stream data does not occur, the processor (180) has no way of knowing whether the first program stream data restored to the registers has become corrupt or not. Thus, a novel register architecture (120, 121, 122, 123, 124, 125) is provided that facilitate processing of interrupting program streams without storing and restoring interrupted program stream critical data.Type: ApplicationFiled: July 29, 2004Publication date: September 14, 2006Applicant: Koninklijke Philips Electronics N.V.Inventors: Pankaj Shrivastava, Gregory Goodhue, Ata Khan, Zhimin Ding, Craig Mackenna
-
Patent number: 6502181Abstract: A controller for executing instructions has one the order of five addressing modes and can allow executing of processes concurrently in multiple modes. A specific embodiment can effectively run legacy code written for the Z80 micoprocessor without requiring recompiling of code. An optional embodiment includes autonomous Multiply/Accumulator Engine (MAC) optimized to perform sum-of-products (SOP) operations with little controller overhead, making the invention capable of more effectively handling a number of processing tasks, particularly tasks related to digital signal processing (DSP).Type: GrantFiled: September 17, 1999Date of Patent: December 31, 2002Assignee: ZiLOG, Inc.Inventors: Craig MacKenna, Gyle Yearsley
-
Patent number: 6154793Abstract: An improved DMA controller is provided. The improved DMA controller uses a peripheral control bus which has scan codes to indicate the DMA channel, conventional data request/data acknowledge lines, and additional lines indicating a "terminate," "type fetch," "end of buffer" and "store status." List entries are associated with the buffers in the memory. Each list entry has a type/status field which can be coded with information indicating "ready buffer," whether to notify "end of buffer," "buffer in progress," "completed buffer without status," "completed buffer with status," "ready buffer with command," and "ready buffer without command." The type of status byte can be checked before processing the buffers.Type: GrantFiled: April 30, 1997Date of Patent: November 28, 2000Assignee: Zilog, Inc.Inventors: Craig MacKenna, Gyle Yearsley
-
Patent number: 5960190Abstract: An ICE system for emulating a device includes an EPROM storing control code, at least one RAM storing user code and data, a processor alternatively executing the control code and user code, and memory map switch logic dynamically switching the memory address map of the processor between monitor and user state configurations so as to minimally impact the target environment by maximizing the available memory address space for the user code and data when the processor is executing the user code.Type: GrantFiled: February 12, 1997Date of Patent: September 28, 1999Assignee: Zilog, Inc.Inventor: Craig MacKenna
-
Patent number: 5612634Abstract: In an environment where a contact of a mother board is connected to a logic HIGH level voltage through a strong pull-up resistor, and a corresponding contact of an add-in board is connected to an open-drain driver, such that a control line driven by the open-drain driver is provided through the two contacts in normal mode operation when the two contacts make electrical connection, a circuit to sense whether or not the contact of the add-in board is making electrical connection with the contact of the mother board includes a weak pull-down resistor connected at one end to a node connecting the output of the open-drain driver to the contact of the add-in board, and connected at the other end to a ground reference.Type: GrantFiled: September 26, 1994Date of Patent: March 18, 1997Assignee: Zilog, Inc.Inventor: Craig A. MacKenna
-
Patent number: 5495594Abstract: By monitoring various combinations of control signals generated by a microprocessor in a computer system in the first operational cycles after it is reset, a peripheral circuit sets itself to respond appropriately to control signals from the microprocessor according to any of several different protocols. For example, an instruction from the microprocessor to write to or read from the peripheral circuit is implemented over two control lines with one of several possible protocols. The circuit determines which protocol is being used each time the system is initialized and thereafter knows when a read or write operation is being performed. Another example is the different wait or acknowledge protocols that various microprocessors use.Type: GrantFiled: May 24, 1994Date of Patent: February 27, 1996Assignee: Zilog, Inc.Inventors: Craig A. MacKenna, Monte J. Dalrymple
-
Patent number: 5319753Abstract: A bidirectional interrupt technique and mechanism is described for handling programmable length interrupt messages between two devices, preferably both processors, through dual, programmably defined memory queues. The technique and mechanism automatically updates a read and write address counter, a queue count register, and an interrupt count register for each direction of the flow of interrupts.Type: GrantFiled: September 29, 1992Date of Patent: June 7, 1994Assignee: Zilog, Inc.Inventors: Craig A. MacKenna, Hanumanthrao Nimishakavi, Ravi Swami
-
Patent number: 5131081Abstract: An input/output (I/O) processor and data processing system in which the processor receives and services interrupt request signals from I/O controllers, which requests may be internally or externally coded, and supervises blockwise transfer of data between an external memory associated with a main processing unit and the I/O controllers. The I/O processor includes an internal memory for storing information pertinent to data transfer from each I/O channel including the address where channel programs, decision tables and data buffers are maintained in external memory. A sequencer executes a specialized instruction set which includes instructions that invoke an interpretation means enabling examination of status registers of the I/O controllers and/or data values therefrom and the branching of execution based thereon.Type: GrantFiled: March 23, 1989Date of Patent: July 14, 1992Assignee: North American Philips Corp., Signetics Div.Inventors: Craig A. MacKenna, Cecil H. Kaplinsky