Patents by Inventor Craig B. Johnson
Craig B. Johnson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11925709Abstract: The present invention is directed to compositions comprising an extrudate or solid solution of a compound, or a salt thereof, of Formula I (API): wherein “Ra” is independently —H or —F, in a water-soluble polymer matrix which further comprises a disintegration system allowing a tablet made therefrom to rapidly disintegrate in the environment in which the API is to be released.Type: GrantFiled: December 3, 2020Date of Patent: March 12, 2024Assignee: Merck Sharp & Dohme Corp.Inventors: Mary Ann Johnson, Leonardo Resende Allain, W. Mark Eickhoff, Craig B. Ikeda, Chad D. Brown, Francis J. Flanagan, Jr., Rebecca Nofsinger, Melanie Marota, Lisa Lupton, Paresh B. Patel, Hanmi Xi, Wei Xu
-
Patent number: 7177791Abstract: The various embodiments of the invention relate to analyzing operations of an emulated input-output processor. Instructions native to the first type of instruction processor are emulated on a second-type instruction processor. The instruction processor emulator executes an operating system that includes instructions native to the first type of instruction processor. The operating system includes instructions that write input/output (IO) requests to the memory arrangement in response to IO functions invoked by a program. An IOP emulator that is executable on the second-type processor emulates IOP processing of IO requests from the memory arrangement. The IOP emulator maintains in the memory arrangement a first set of data structures used in processing the IO requests. State data currently contained in the data structures is stored on a retentive storage device, and in response to user input controls, the state data is read from retentive storage and displayed.Type: GrantFiled: December 5, 2003Date of Patent: February 13, 2007Assignee: Unisys CorporationInventors: Carl R. Crandall, Craig B. Johnson, Mitch M. Maurer, Yonghe Liu
-
Patent number: 7000046Abstract: An apparatus for and method of implementing a cluster lock processing system having a relatively large number of commodity cluster instruction processors which are managed by a highly scalable, off the shelf communication processor. Because the commodity processors have virtually no system viability features such as memory protection, failure recovery, etc., the communication processor assumes the responsibility for providing these functions. The low cost of the commodity cluster instruction processors makes the system almost linearly scalable. Furthermore, having a fully scalable communication processor ensures a completely scalable system. The cluster/locking, caching, and mass storage accessing functions are fully integrated into a single hardware platform.Type: GrantFiled: January 17, 2003Date of Patent: February 14, 2006Assignee: Unisys CorporationInventors: Thomas P. Cooper, Carl R. Crandall, Thomas N. DeVries, Michael J. Heideman, Craig B. Johnson, David A. Novak, Michael C. Otto, Haeng D. Park
-
Patent number: 6971046Abstract: A system and method for testing I/O components without requiring initiation of the test I/O requests from the operating system via the instruction stream. An I/O system facilitates I/O operations between a processing system and I/O devices during normal I/O processing. An exerciser initiation queue is established, which corresponds to an operating initiation queue used during normal I/O processing. The I/O system is configured to monitor for test I/O requests on the exerciser initiation queue in lieu of monitoring for standard I/O requests on the operating initiation queue. A testing module enters the test I/O requests on the exerciser initiation queue in a format analogous to standard I/O requests entered on the operating initiation queue during normal I/O processing. The test I/O requests on the exerciser initiation queue are processed via the I/O system. Upon I/O completion, status may be returned to the testing module for processing of test results.Type: GrantFiled: December 27, 2002Date of Patent: November 29, 2005Assignee: Unisys CorporationInventors: Craig B. Johnson, Carl R. Crandall, Haeng D. Park
-
Patent number: 6789133Abstract: A system and method for processing I/O requests in a computing system. I/O packets are created via an operating system associated with the computing system, where the I/O packets include I/O transaction information. The I/O packets are made accessible to an I/O system. A command for a channel type connecting a target I/O component to the I/O system is constructed, where this command construction is based on the I/O transaction information provided in the I/O packet, and based on physical aspects of the target I/O component and channel type provided independently of the I/O packet. The constructed command is issued to the target I/O component in accordance with the channel type.Type: GrantFiled: December 28, 2001Date of Patent: September 7, 2004Assignee: Unisys CorporationInventors: Carl R. Crandall, Thomas N. DeVries, Craig B. Johnson, Joseph E. Kessler, Michael C. Otto, Haeng D. Park, Michael J. Heideman
-
Patent number: 6745266Abstract: A disk cache translation system for mapping data record lengths between systems having different data record lengths. Command queue (315) maps into initiation queue (305) to allow I/O manager (230) to manage I/O requests from operating system (125). I/O requests are statused by I/O manager (230) using status queue (325). Store-thru cache (280) provides a single interface to disk array (270) such that disk array write operations are reported complete only when user memory (250), I/O cache (280) and disk array (270) are synchronized. Data record length translations are performed using I/O cache (280) in order to align data record length differences between operating system (125) and I/O device (270).Type: GrantFiled: December 21, 2001Date of Patent: June 1, 2004Assignee: Unisys CorporationInventors: Craig B. Johnson, Dennis R. Konrad, Michael C. Otto
-
Patent number: 5142627Abstract: A procedure, enabled in software, and applied to a cache/disk environment controlled by a host computer operating through a Block Multiplexor Channel Interface and Storage Control Unit, functions to use FIPS 97 and FIPS 60 protocols to execute data transfers between host processors and a plurality of disks whereby simultaneous operations can function with up to 16 disk units. Up to seen I/O requests can be queued on each of the 16 disk units while the system can normally operate in the cache/disk mode. Additionally, the system can operate in the disk-only mode or storethrough mode.Type: GrantFiled: February 5, 1992Date of Patent: August 25, 1992Assignee: Unisys CorporationInventors: Kathleen Elliot, Kenneth L. Willis, Craig B. Johnson, Joseph E. Kessler, Robert S. Yach, James W. Adcock
-
Patent number: 4506323Abstract: A data processing system has a host processor, a RAM, a cache memory for storing segments of data, a plurality of disk drive devices and a storage control unit for controlling data transfers, data from the host processor being written to the cache memory and subsequently destaged to the disks. The storage control unit continuously updates a variable indicating the number of written-to segments resident in the cache memory that have not been destaged to the disks. The variable is stored in the RAM. A File Status flipflop is responsive to the variable to produce a "good file" signal when the variable is zero. The File Status flipflop is provided with an auxiliary power supply to maintain it in its present state in the event all power to the cache memory is terminated.Type: GrantFiled: March 3, 1982Date of Patent: March 19, 1985Assignee: Sperry CorporationInventors: Vladi Pusic, Benjamin T. George, Monte E. Smith, Craig B. Johnson