Patents by Inventor Craig B. Ziemer
Craig B. Ziemer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8798222Abstract: Methods and apparatus are provided for digital linearization of an analog phase interpolator. Up to 2N desired phase values are mapped to a corresponding M bit value, where M is greater than N. A corresponding M bit value is applied to the phase interpolator to obtain a desired one of the 2N desired phase values. A linearized phase interpolator is also provided that accounts for process, voltage, temperature or aging (PVTA) variations.Type: GrantFiled: March 31, 2005Date of Patent: August 5, 2014Assignee: Agere Systems LLCInventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith, Craig B. Ziemer
-
Patent number: 8126039Abstract: Methods and apparatus are provided for evaluating the eye margin of a communications device using a data eye monitor. The quality of a data eye associated with a signal is evaluated by sampling the signal for a plurality of different phases; evaluating the samples to evaluate one or more of a height and width of the data eye; and determining whether the one or more of the height and width satisfy one or more predefined criteria. One or more parameters of the communications device can optionally be adjusted if the communications device does not satisfy the one or more predefined criteria. The communications device can optionally be assigned to a quality category based on the evaluation. A phase offset between a first clock signal used to sample the signal and one or more clocks used to sample data is reduced.Type: GrantFiled: May 16, 2006Date of Patent: February 28, 2012Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith, Craig B. Ziemer
-
Patent number: 7928789Abstract: Methods and apparatus are provided for improving phase switching and linearity in an analog phase interpolator. A phase interpolator in accordance with the present invention comprises (i) a plurality of tail current sources that are activated for substantially all times when the phase interpolator is operational; (ii) at least two pairs of input transistor devices, wherein one pair of the input transistor devices is associated with a minimum phase of the phase interpolator and another pair of the input transistor devices is associated with a maximum phase of the phase interpolator; and (iii) a plurality of current steering switches that provide currents generated by the plurality of tail current sources to one or more of the at least two pairs of input transistor devices, based on an applied interpolation control signal.Type: GrantFiled: December 24, 2008Date of Patent: April 19, 2011Assignee: Agere Systems Inc.Inventors: Ronald L. Freyman, Craig B. Ziemer
-
Patent number: 7787515Abstract: A circuit for spread spectrum rate control uses a first interpolator to phase interpolate between a first signal and a second signal and generate a first output signal based on a first control signal. A second interpolator is utilized to phase interpolate between a third signal and a fourth signal and generate a second output signal based on a second control signal. A multiplexer is used to select, based on a select signal, the first output signal or the second output signal as a spread spectrum clock (SSCLK). A leap-frog interpolator control is used to generate, in synchronism with the SSCLK, the first control signal based on a first type of phase adjustment request, the second control signal based on a second type of phase adjustment request, and the select signal to switch the multiplexer between the first output signal and the second output signal after allowing for an interpolator settling time when changing the first control signal or the second control signal.Type: GrantFiled: February 14, 2006Date of Patent: August 31, 2010Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W. Sheets, Vladimir Sindalovsky, William B. Wilson, Craig B. Ziemer
-
Patent number: 7778377Abstract: Methods and apparatus are provided for generating a frequency with a predefined offset from a reference frequency. A spread spectrum generator circuit is disclosed that comprises a voltage controlled delay loop for generating a plurality of signals having a different phase; and at least one interpolator for processing at least two of the signals to generate an output signal having a phase between a phase of the at least two of the signals, wherein the output is varied between a phase of the at least two of the signals to generate the spread spectrum. A spread spectrum having a frequency lower than an applied clock signal is generated using a continuous phase delay increase and a spread spectrum having a frequency higher than the clock signal is generated using a continuous phase delay decrease.Type: GrantFiled: May 31, 2005Date of Patent: August 17, 2010Assignee: Agere Systems Inc.Inventors: Vladimir Sindalovsky, Lane A. Smith, Craig B. Ziemer
-
Patent number: 7560967Abstract: Methods and apparatus are provided for improving phase switching and linearity in an analog phase interpolator. A phase interpolator in accordance with the present invention comprises (i) a plurality of tail current sources that are activated for substantially all times when the phase interpolator is operational; (ii) at least two pairs of input transistor devices, wherein one pair of the input transistor devices is associated with a minimum phase of the phase interpolator and another pair of the input transistor devices is associated with a maximum phase of the phase interpolator; and (iii) a plurality of current steering switches that provide currents generated by the plurality of tail current sources to one or more of the at least two pairs of input transistor devices, based on an applied interpolation control signal.Type: GrantFiled: October 10, 2007Date of Patent: July 14, 2009Assignee: Agere Systems Inc.Inventors: Ronald L. Freyman, Craig B. Ziemer
-
Publication number: 20090108898Abstract: Methods and apparatus are provided for improving phase switching and linearity in an analog phase interpolator. A phase interpolator in accordance with the present invention comprises (i) a plurality of tail current sources that are activated for substantially all times when the phase interpolator is operational; (ii) at least two pairs of input transistor devices, wherein one pair of the input transistor devices is associated with a minimum phase of the phase interpolator and another pair of the input transistor devices is associated with a maximum phase of the phase interpolator; and (iii) a plurality of current steering switches that provide currents generated by the plurality of tail current sources to one or more of the at least two pairs of input transistor devices, based on an applied interpolation control signal.Type: ApplicationFiled: December 24, 2008Publication date: April 30, 2009Applicant: AGERE SYSTEMS INC.Inventors: Ronald L. Freyman, Craig B. Ziemer
-
Patent number: 7425856Abstract: A phase interpolator generates a phase-interpolated output clock signal Z from two phase-offset input clock signals A and B, where the interpolation angle of the output clock is based on a weight value W. The phase interpolator has A-side and B-side circuitry, each having (1) an array of parallel current mirrors, (2) a block of parallel switches, where each switch is connected in series with a corresponding current mirror, and (3) an encoder that controls the corresponding switches based on the weight value W. The total current through the phase interpolator varies with interpolation angle, such that, for example, the variation in output amplitude with interpolation angle is reduced. In general, individual bit values in weight value W are not used to control individual switches for all interpolation angles.Type: GrantFiled: June 30, 2006Date of Patent: September 16, 2008Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Joseph Anidjar, Vladimir Sindalovsky, Craig B. Ziemer
-
Publication number: 20080001644Abstract: A phase interpolator generates a phase-interpolated output clock signal Z from two phase-offset input clock signals A and B, where the interpolation angle of the output clock is based on a weight value W. The phase interpolator has A-side and B-side circuitry, each having (1) an array of parallel current mirrors, (2) a block of parallel switches, where each switch is connected in series with a corresponding current mirror, and (3) an encoder that controls the corresponding switches based on the weight value W. The total current through the phase interpolator varies with interpolation angle, such that, for example, the variation in output amplitude with interpolation angle is reduced. In general, individual bit values in weight value W are not used to control individual switches for all interpolation angles.Type: ApplicationFiled: June 30, 2006Publication date: January 3, 2008Inventors: Christopher J. Abel, Joseph Anidjar, Vladimir Sindalovsky, Craig B. Ziemer
-
Patent number: 7312667Abstract: The present invention addresses the generation of a controlled clock source for use in trimming VCDL delay line output clocks. In this trimming process, adjustments are made for static variations in these output clocks. The invention's use of a controlled clock source eliminates the need for this trimming process to be conducted in real time and reduces the expense of the circuitry required.Type: GrantFiled: September 7, 2005Date of Patent: December 25, 2007Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W. Sheets, Vladimir Sindalovsky, Lane A. Smith, Craig B. Ziemer
-
Publication number: 20070268962Abstract: Methods and apparatus are provided for evaluating the eye margin of a communications device using a data eye monitor. The quality of a data eye associated with a signal is evaluated by sampling the signal for a plurality of different phases; evaluating the samples to evaluate one or more of a height and width of the data eye; and determining whether the one or more of the height and width satisfy one or more predefined criteria. One or more parameters of the communications device can optionally be adjusted if the communications device does not satisfy the one or more predefined criteria. The communications device can optionally be assigned to a quality category based on the evaluation. A phase offset between a first clock signal used to sample the signal and one or more clocks used to sample data is reduced.Type: ApplicationFiled: May 16, 2006Publication date: November 22, 2007Inventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith, Craig B. Ziemer
-
Patent number: 7298195Abstract: Methods and apparatus are provided for improving phase switching and linearity in an analog phase interpolator. A phase interpolator in accordance with the present invention comprises (i) a plurality of tail current sources that are activated for substantially all times when the phase interpolator is operational; (ii) at least two pairs of input transistor devices, wherein one pair of the input transistor devices is associated with a minimum phase of the phase interpolator and another pair of the input transistor devices is associated with a maximum phase of the phase interpolator; and (iii) a plurality of current steering switches that provide currents generated by the plurality of tail current sources to one or more of the at least two pairs of input transistor devices, based on an applied interpolation control signal.Type: GrantFiled: March 31, 2005Date of Patent: November 20, 2007Assignee: Agere Systems Inc.Inventors: Ronald L. Freyman, Craig B. Ziemer
-
Patent number: 7236037Abstract: A delay loop (e.g., a voltage-controlled delay loop) has (at least) two devices (e.g., interpolators) for generating clock signals for injection into the delay elements of the delay loop in a leap-frog manner, in which, while one interpolator is generating the clock signal currently selected for injection, the other interpolator can be controlled to generate the next clock signal to be selected for injection. This leap-frog technique can provide more settling time for generating injected clock signals than implementations that rely on a single interpolator.Type: GrantFiled: May 26, 2005Date of Patent: June 26, 2007Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Vladimir Sindalovsky, Craig B. Ziemer
-
Patent number: 7205811Abstract: Methods and apparatus are provided for maintaining a desired slope of clock edges in a phase interpolator using an adjustable bias. The disclosed phase interpolator comprises at least one delay element to generate at least two interpolation signals each having an associated phase and a variable slope unit associated with each of the at least two interpolation signals, wherein a slope of each of the variable slope units is controlled by a bias signal and is varied based on a data rate of the interpolation signals. The slope is varied to maintain a desired slope of clock edges associated with the interpolation signals. The slope can be maintained, for example, between approximately the value of the delay between consecutive clock edges and twice the value of the delay between consecutive clock edges.Type: GrantFiled: March 31, 2005Date of Patent: April 17, 2007Assignee: Agere Systems Inc.Inventors: Ronald L. Freyman, Craig B. Ziemer
-
Patent number: 7190198Abstract: A voltage controlled delay loop and method are disclosed for clock and data recovery applications. The voltage controlled delay loop generates clock signals having similar frequency and different phases. The voltage controlled delay loop comprises at least one delay element to generate at least two phases of a reference clock; a central interpolator for interpolating the at least two phases of the reference clock to generate an interpolated signal; and an input that injects the interpolated signal into a delay stage. The central interpolator provides a fine phase control. In addition, a coarse phase control can optionally be achieved by selectively injecting the interpolated signal into a given delay stage. A further voltage controlled delay loop is disclosed with coarse and fine phase control using a number of interpolators.Type: GrantFiled: November 30, 2004Date of Patent: March 13, 2007Assignee: Agere Systems Inc.Inventors: Ronald L. Freyman, Vladimir Sindalovsky, Lane A. Smith, Craig B. Ziemer
-
Patent number: 6381086Abstract: Programmable active damping of the overshoot in the bipolar write driver output current waveform in the write head of a hard disk drive is provided by subtracting, a controlled amount of current from the writer current, for a predetermined duration, at the beginning of each transition of the write driver output current.Type: GrantFiled: October 23, 2000Date of Patent: April 30, 2002Assignee: Agere Systems Guardian Corp.Inventors: Reed H. Koenig, Craig B. Ziemer
-
Patent number: 5532498Abstract: A high sensitivity control circuit for a solid-state relay is disclosed for use in optically coupled solid state relay circuits having a light emitting diode. The control circuit reduces a loading effect of the turn-off circuit on a photodiode array allowing the photodiode array to operate the switching transistor to switch an input signal to a switching contact. A two stage CMOS transistor circuit acting as an amplifier is employed for high-speed switching. Deactivation of the light emitting diode reverse biases a sense photodiode to discharge the switching transistor to prevent switching of the input signal to the switching contact.Type: GrantFiled: December 6, 1994Date of Patent: July 2, 1996Assignee: AT&T Corp.Inventors: Dean M. Umberger, Craig B. Ziemer
-
Patent number: 5221847Abstract: A solid-state relay with delayed turn-on time without substantially increasing the time to bring the relay to full conduction after the delay. A current limiter disposed in series with photodiode array limits current therefrom to delay turn-on until the gate voltage of the output transistors is approximately the threshold voltage thereof. Once the threshold voltage is reached, the current limiter is bypassed so that the photodiode array provides full current to quickly turn-on the output transistors.Type: GrantFiled: June 26, 1992Date of Patent: June 22, 1993Assignee: AT&T Bell LaboratoriesInventor: Craig B. Ziemer
-
Patent number: 5138177Abstract: A circuit technique for reducing the sensitivity of solid-state relays, having a normally-on (closed) contact, to transients on the output thereof when the contact is open (relay is actuated). The relay has series of photodiodes, a switch, and a pair of depletion type output transistors coupled to the output of the relay. The output transistors are driven by the photodiodes with the switch in parallel with the input of the transistors. The switch allows for the rapid deactuation of the relay. A resistor, disposed in series with the switch, reduces the susceptibility of the relay to the transients by slowing the turn-on of the switch.Type: GrantFiled: March 26, 1991Date of Patent: August 11, 1992Assignee: AT&T Bell LaboratoriesInventors: Mark C. Morgan, Craig B. Ziemer