Abstract: This application relates in general to a method, apparatus, and article of manufacture for providing secure and redundant communications and processing for a collection of Internet of Things having multi-state and programmable IoT devices. These multi-state edge devices typically operate in a default state with a default network configuration. When a scheduled or external event is detected by a IoT host server, this server reconfigures the operating state of the multi-state edge devices and supporting network components to support the needs corresponding to the detected event.

Abstract: This application relates in general to a method, apparatus, and article of manufacture for providing secure and redundant communications and processing for a collection of Internet of Things. An extreme way of providing high availability network functionality would be to duplicate every component of the network in a High Availability (HA) style cold standby mode. As long as there is some component, even one that is already in use performing other functions in the IoT network that can pinch hit for the failing component, then uptime can still be achieved and in a more cost effective way than completely duplicate HA fashion.

Abstract: This application relates in general to a method, apparatus, and article of manufacture for providing secure and redundant communications and processing for a collection of Internet of Things. An extreme way of providing high availability network functionality would be to duplicate every component of the network in a High Availability (HA) style cold standby mode. As long as there is some component, even one that is already in use performing other functions in the IoT network that can pinch hit for the failing component, then uptime can still be achieved and in a more cost effective way than completely duplicate HA fashion.

Abstract: A fabric computer method and system for recovering fabric computer node function. The fabric computer method includes monitoring a processing environment operating on a first Processor and Memory node within the fabric computer complex, detecting a failure of the first Processor and Memory node, and transferring the processing environment from the first Processor and Memory node to a second Processor and Memory node within the fabric computer complex in response to the detection of a failure of the first Processor and Memory node. The fabric computer system includes a first Processor and Memory node, a second Processor and Memory node coupled to the first Processor and Memory node, at least one input/output (I/O) and Networking node coupled to the first and second Processor and Memory nodes, and a fabric manager coupled to the first and second Processor and Memory nodes and the at least one I/O and Networking node.

Abstract: A method for communicating active messages among nodes of a parallel processing computer system is disclosed. The active messages are defined by .mu.threads, and the method comprises the steps of: (a) generating a .mu.thread comprising an instruction pointer, frame pointer, and Local Parameters pointer from a first node to a second node; and (b) performing a procedure on a data structure in accordance with the .mu.thread. The instruction pointer points to an application specific procedure in system memory, and the frame pointer points to an application specific data structure in system memory. The Local Parameters pointer points to one or more words of additional data or parameters stored in memory mapped device registers or system memory.

Abstract: A low latency software and hardware interface between a microprocessor and Network Interface Unit is disclosed. The Network Interface Unit interfaces to the microprocessor's Level 2 cache interface, which provides burst transfers of cache lines between the microprocessor and Network Interface Unit. The Network Interface Unit is memory mapped into the microprocessor's address space. Two memory mapped cache lines are used to write commands to the Network Interface Unit's Write Window and another two cache lines are used to read results of the commands from the Network Interface Unit's Read Window. The Write Window is a three port register file. Data is written into one write port and read simultaneously from two read ports. One read port is used during read operations to the Write Window while the other is used during command execution to move data to the Internal Structures block. The Read Window is a 2-1 multiplexor that is 128 bits wide.

Abstract: A block structured data processing system concatenates block structured code so as to expedite the execution of less structured language code. The concatenation is performed in a code unit for a parallel pipeline processor so that the concatenated code can be executed in parallel. To optimize the access to the data associated with address couples, an address couple associative memory (ACAM) is provided for the translation of conventional address couples found in block structured systems into general registers numbers. The mechanism attempts to keep data in the general registers thus removing the requirement to re-fetch it from the memory system. To expedite the fetching of data arrays, descriptors may be stored in ACAM for use in continuously accessing data arrays in memory.

Abstract: A computer system executes steps to provide results in an order different from an intended order. Instructions are concatenated into a plurality of jobs. Different invocations of a variable within the computer instruction stream may be assigned respectively different storage locations and each storage location may correspond to a different job. When all the storage locations associated with a particular job indicate available resources (e.g. valid variable input), the job may be executed. A mechanism allows for job re-execution, if needed, due to interrupt or error.