Patents by Inventor Curtis H. Rahn
Curtis H. Rahn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8536626Abstract: A pH sensor is provided. The pH sensor comprises a substrate and an ion sensitive field effect transistor (ISFET) die comprising an ion sensing part that responds to pH, wherein the ISFET die is located over the substrate. The pH sensor also comprises a protective layer formed over at least a portion of an outer surface of the ISFET die and at least a portion of the substrate. Further, the pH sensor comprises a cover member mechanically coupled to the protective layer, wherein the cover member houses the ISFET die and the substrate, and wherein the cover member defines an opening proximate to the ion sensing part.Type: GrantFiled: April 28, 2011Date of Patent: September 17, 2013Assignee: Honeywell International Inc.Inventors: Gregory C. Brown, Curtis H. Rahn
-
Publication number: 20120273845Abstract: A pH sensor is provided. The pH sensor comprises a substrate and an ion sensitive field effect transistor (ISFET) die comprising an ion sensing part that responds to pH, wherein the ISFET die is located over the substrate. The pH sensor also comprises a protective layer formed over at least a portion of an outer surface of the ISFET die and at least a portion of the substrate. Further, the pH sensor comprises a cover member mechanically coupled to the protective layer, wherein the cover member houses the ISFET die and the substrate, and wherein the cover member defines an opening proximate to the ion sensing part.Type: ApplicationFiled: April 28, 2011Publication date: November 1, 2012Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Gregory C. Brown, Curtis H. Rahn
-
Publication number: 20090120194Abstract: A diaphragm for a pressure sensor includes a central portion having a primary thickness and a surrounding secondary portion having a secondary thickness greater than the primary thickness. The pressure sensor includes the diaphragm, a fluid conduit capped by the diaphragm, and a piezoelectric bridge for each of the primary and secondary portions to generate a signal indicative of the displacement of the portions; and a method of producing the sensor.Type: ApplicationFiled: November 8, 2007Publication date: May 14, 2009Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Curtis H. Rahn, Russell L. Johnson
-
Patent number: 7514285Abstract: A method of electrically isolating a MEMS device is provided. In one example, a piezo-resistive pressure sensor having an exposed silicon region undergoes a Local Oxidation of Silicon (LOCOS) process. An electrically insulating structure is created in the LOCOS process. The insulating structure has a rounded, or curved, interface with the piezo-resistive pressure sensor. The curved interface mitigates stresses associated with exposure to high temperatures and pressures. Additionally, the electrically insulating line may be patterned so that it has curved angles, further mitigating stress.Type: GrantFiled: January 17, 2006Date of Patent: April 7, 2009Assignee: Honeywell International Inc.Inventors: Gregory C. Brown, Curtis H. Rahn
-
Patent number: 7381582Abstract: A method of forming a piezo-resistive sensor, comprising a piezo-resistor, a leadout resistor, and an insulator structure is provided. A Silicon-On-Insulator (SOI) substrate is provided having an epitaxial layer, a dielectric layer, and a bulk substrate layer. A mask layer is formed on top of the epitaxial layer. The mask layer defines where the piezo-resistor and leadout resistors are to be located by creating first exposed portions of the epitaxial layer. A silicon dioxide layer (SiO2) is grown in a Local Oxidation of Silicon (LOCOS) process for a predetermined time on the first exposed portions based on the desired thickness of the piezo-resistor, where the-piezo resistor is located below the SiO2 layer. The thickness of the leadout resistor, and therefore the parasitic leadout resistance, is determined by the original thickness of the epitaxial layer and can be maintained independent of the piezo-resistor thickness.Type: GrantFiled: October 31, 2005Date of Patent: June 3, 2008Assignee: Honeywell International Inc.Inventors: Russell L. Johnson, Curtis H. Rahn
-
Patent number: 6952042Abstract: A microelectromechanical device and method of fabricating the same, including a layer of patterned and deposited metal or mechanical-quality, doped polysilicon inserted between the appropriate device element layers, which provides a conductive layer to prevent the microelectromechanical device's output from drifting. The conductive layer may encapsulate of the device's sensing or active elements, or may selectively cover only certain of the device's elements. Further, coupling the metal or mechanical-quality, doped polysilicon to the same voltage source as the device's substrate contact may place the conductive layer at the voltage of the substrate, which may function as a Faraday shield, attracting undesired, migrating ions from interfering with the output of the device.Type: GrantFiled: June 17, 2002Date of Patent: October 4, 2005Assignee: Honeywell International, Inc.Inventors: Thomas G. Stratton, Gary R. Gardner, Curtis H. Rahn
-
Publication number: 20030230147Abstract: A microelectromechanical device and method of fabricating the same, including a layer of patterned and deposited metal or mechanical-quality, doped polysilicon inserted between the appropriate device element layers, which provides a conductive layer to prevent the microelectromechanical device's output from drifting. The conductive layer may encapsulate of the device's sensing or active elements, or may selectively cover only certain of the device's elements. Further, coupling the metal or mechanical-quality, doped polysilicon to the same voltage source as the device's substrate contact may place the conductive layer at the voltage of the substrate, which may function as a Faraday shield, attracting undesired, migrating ions from interfering with the output of the device.Type: ApplicationFiled: June 17, 2002Publication date: December 18, 2003Applicant: Honeywell International Inc.Inventors: Thomas G. Stratton, Gary R. Gardner, Curtis H. Rahn
-
Patent number: 6225178Abstract: A process for oxidizing the silicon layer into a device-isolating field oxide having a radiation-hardened reduced bird's beak. An angled and rotated field implant prior to oxidation is used to increase the doping concentration in the edge region of the MOS transistors to compensate for boron leaching during oxidation. The field oxide is grown at a low temperature by high pressure oxidation which increases total dose hardness by making a silicon-rich oxide film.Type: GrantFiled: January 2, 1990Date of Patent: May 1, 2001Assignee: Honeywell Inc.Inventors: Gordon A. Shaw, Curtis H. Rahn, Cheisan Yue, Todd A. Randazzo
-
Patent number: 5234861Abstract: An isolation structure as well as a method for using and fabricating an isolation structure in an active layer deposited on a substrate the method of fabrication including the steps of forming a buried oxide layer in the active layer adjacent the substrate, forming an isolation trench in the active layer by etching at least up to and optionally into the substrate, forming a dielectric isolation layer on the exposed surfaces of the trench, removing the dielectric isolation layer from the bottom of the trench, and forming an isolation structure by epitaxially growing monocrystalline silicon in the trench.Type: GrantFiled: March 12, 1991Date of Patent: August 10, 1993Assignee: Honeywell Inc.Inventors: Roger L. Roisen, Curtis H. Rahn, John B. Straight, Michael S. Liu
-
Patent number: 5017999Abstract: An isolation structure as well as a method for using and fabricating an isolation structure in an active layer deposited on a substrate the method of fabrication including the steps of forming a buried oxide layer in the active layer adjacent the substrate, forming an isolation trench in the active layer by etching at least up to and optionally into the substrate, forming a dielectric isolation layer on the exposed surfaces of the trench, removing the dielectric isolation layer from the bottom of the trench, and forming an isolation structure by epitaxially growing monocrystalline silicon in the trench.Type: GrantFiled: June 30, 1989Date of Patent: May 21, 1991Assignee: Honeywell Inc.Inventors: Roger L. Roisen, Curtis H. Rahn, John B. Straight, Michael S. Liu