Patents by Inventor Dae-hyun Chung
Dae-hyun Chung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240140815Abstract: The present invention relates to a method for preparing an inorganic compound using desulfurization gypsum for reducing greenhouse gas emissions, and, more specifically, to a method for preparing an inorganic compound, in which calcium sulfate and calcium carbonate, which have various uses as construction materials and the like, can be prepared using, as raw material, desulfurization gypsum which, being a recycled resource, is industrial waste, and an extraction agent, and the extraction agent can be reused after separation, and thus, compared to existing processes, greenhouse gases and manufacturing costs can be remarkably reduced.Type: ApplicationFiled: March 4, 2022Publication date: May 2, 2024Inventors: Young Ho LEE, Yong Kwon CHUNG, Byung Kwon YUN, Dae Jin SUNG, Cheol Hyun KIM
-
Patent number: 10384516Abstract: A ventilation nozzle arrangement for a cockpit of a vehicle includes a ventilation nozzle for ventilating the vehicle by an airflow and plurality of fins between which the airflow can escape and/or escapes in a ventilation direction. The fins consist of a light-permeable material.Type: GrantFiled: January 5, 2017Date of Patent: August 20, 2019Assignee: GM GLOBAL TECHNOLOGY OPERATIONS LLCInventors: Dae Hyun Chung, Younghee Choi, Junho Park
-
Publication number: 20170190241Abstract: A ventilation nozzle arrangement for a cockpit of a vehicle includes a ventilation nozzle for ventilating the vehicle by an airflow and plurality of fins between which the airflow can escape and/or escapes in a ventilation direction. The fins consist of a light-permeable material.Type: ApplicationFiled: January 5, 2017Publication date: July 6, 2017Applicant: GM GLOBAL TECHNOLOGY OPERATIONS LLCInventors: Dae Hyun CHUNG, Younghee CHOI, Junho PARK
-
Patent number: 8693603Abstract: A semiconductor device includes a selection circuit and a phase detector. The selection circuit, in response to a first selection signal output from a controller, outputs as a timing signal a first clock signal output from the controller or an output signal of a PLL using the first clock signal as a first input. The phase detector generates a voltage signal indicating a phase difference between a second clock signal output from the controller and the timing signal output from the selection circuit. The semiconductor device further includes a data port, a memory core storing data, and a serializer, in response to the timing signal output from the selection circuit, serializing data output from the memory core and outputting serialized data to the controller via the data port. The controller generates the first selection signal based on at least one of the voltage signal and the serialized data.Type: GrantFiled: November 5, 2012Date of Patent: April 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jin Gook Kim, Dae Hyun Chung, Seung Jun Bae, Seung Hoon Lee, Won Hwa Shin
-
Patent number: 8306169Abstract: A semiconductor device includes a selection circuit and a phase detector. The selection circuit, in response to a first selection signal output from a controller, outputs as a timing signal a first clock signal output from the controller or an output signal of a PLL using the first clock signal as a first input. The phase detector generates a voltage signal indicating a phase difference between a second clock signal output from the controller and the timing signal output from the selection circuit. The semiconductor device further includes a data port, a memory core storing data, and a serializer, in response to the timing signal output from the selection circuit, serializing the data output from the memory core and outputting serialized data to the controller via the data port. The first selection signal is generated by the controller based on at least one of the voltage signal and the data output to the controller via the data port.Type: GrantFiled: January 8, 2009Date of Patent: November 6, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jin Gook Kim, Dae Hyun Chung, Seung Jun Bae, Seung Hoon Lee, Won Hwa Shin
-
Patent number: 8004328Abstract: An AC-coupling phase interpolator and a DLL using the same are provided. The AC-coupling phase interpolator includes a coupling capacitor generating and outputting a coupling signal by AC-coupling to an interpolation signal obtained by phase-interpolating an input signal. Thereby, it is possible to correct duty of an input signal and adjust the level of an output signal.Type: GrantFiled: September 30, 2009Date of Patent: August 23, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Gook Kim, Kwang-II Park, Seung-Jun Bae, Si-Hong Kim, Dae-Hyun Chung
-
Patent number: 7863736Abstract: A semiconductor device may include a semiconductor chip including a signal terminating resistor coupled between a signal input pad and a first ground voltage pad, a semiconductor package including a signal input terminal and a first ground voltage terminal, the signal input terminal being electrically coupled to the signal input pad of the semiconductor chip and the first ground voltage terminal being electrically coupled to the first ground voltage pad of the semiconductor chip, a capacitor and a resistor that are coupled between the signal input terminal and the first ground voltage terminal, and a first inductor realized by coupling the signal input terminal and the signal input pad.Type: GrantFiled: January 9, 2008Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Dae-Hyun Chung
-
Patent number: 7737748Abstract: A level shifter of a semiconductor device and method of controlling a duty ratio are provided. The level shifter includes first and second PMOS transistors having sources to which a power supply voltage is applied, first and second NMOS transistors having sources to which a ground voltage is applied, third and fourth NMOS transistors having sources connected to drains of the first and second NMOS transistors and gates to which the power supply voltage is applied; and a voltage controlled delay unit for receiving an input signal applied to a gate of the first NMOS transistor, inverting a level of the input signal, determining whether a voltage of an inverted input signal should be charged in response to a voltage control signal, outputting the voltage of the inverted input signal of which delay time is controlled, and applying the inverted input signal to a gate of the second NMOS transistor.Type: GrantFiled: November 27, 2007Date of Patent: June 15, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Gook Kim, Seung-Jun Bae, Dae-Hyun Chung
-
Publication number: 20100079180Abstract: An AC-coupling phase interpolator and a DLL using the same are provided. The AC-coupling phase interpolator includes a coupling capacitor generating and outputting a coupling signal by AC-coupling to an interpolation signal obtained by phase-interpolating an input signal. Thereby, it is possible to correct duty of an input signal and adjust the level of an output signal.Type: ApplicationFiled: September 30, 2009Publication date: April 1, 2010Inventors: JIN-GOOK KIM, Kwang-II Park, Seung-Jun Bae, Si-Hong Kim, Dae-Hyun Chung
-
Publication number: 20090174445Abstract: A semiconductor device includes a selection circuit and a phase detector. The selection circuit, in response to a first selection signal output from a controller, outputs as a timing signal a first clock signal output from the controller or an output signal of a PLL using the first clock signal as a first input. The phase detector generates a voltage signal indicating a phase difference between a second clock signal output from the controller and the timing signal output from the selection circuit. The semiconductor device further includes a data port, a memory core storing data, and a serializer, in response to the timing signal output from the selection circuit, serializing the data output from the memory core and outputting serialized data to the controller via the data port. The first selection signal is generated by the controller based on at least one of the voltage signal and the data output to the controller via the data port.Type: ApplicationFiled: January 8, 2009Publication date: July 9, 2009Inventors: Jin Gook Kim, Dae Hyun Chung, Seung Jun Bae, Seung Hoon Lee, Won Hwa Shin
-
Publication number: 20090069006Abstract: The present invention relates, in general, to a method for remotely logging diagnostic monitoring message data on a mobile telecommunication network and, more particularly, to a method for remotely logging diagnostic monitoring message data on a mobile telecommunication network, which, in measuring equipment for diagnosing abnormal service in the mobile telecommunication network, is capable of securely logging the diagnostic monitoring message data of a mobile telecommunication terminal to a remote server while minimizing the load on the mobile telecommunication network.Type: ApplicationFiled: December 19, 2006Publication date: March 12, 2009Applicant: INNOWIRELESS CO., LTD.Inventors: Jin Soup Joung, Young Su Kwak, Oh Keol Kwon, Dae Hyun Chung
-
Publication number: 20080186075Abstract: A level shifter of a semiconductor device and method of controlling a duty ratio are provided. The level shifter includes first and second PMOS transistors having sources to which a power supply voltage is applied, first and second NMOS transistors having sources to which a ground voltage is applied, third and fourth NMOS transistors having sources connected to drains of the first and second NMOS transistors and gates to which the power supply voltage is applied; and a voltage controlled delay unit for receiving an input signal applied to a gate of the first NMOS transistor, inverting a level of the input signal, determining whether a voltage of an inverted input signal should be charged in response to a voltage control signal, outputting the voltage of the inverted input signal of which delay time is controlled, and applying the inverted input signal to a gate of the second NMOS transistor.Type: ApplicationFiled: November 27, 2007Publication date: August 7, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Jin-Gook Kim, Seung-Jun Bae, Dae-Hyun Chung
-
Publication number: 20080169536Abstract: A semiconductor device may include a semiconductor chip including a signal terminating resistor coupled between a signal input pad and a first ground voltage pad, a semiconductor package including a signal input terminal and a first ground voltage terminal, the signal input terminal being electrically coupled to the signal input pad of the semiconductor chip and the first ground voltage terminal being electrically coupled to the first ground voltage pad of the semiconductor chip, a capacitor and a resistor that are coupled between the signal input terminal and the first ground voltage terminal, and a first inductor realized by coupling the signal input terminal and the signal input pad.Type: ApplicationFiled: January 9, 2008Publication date: July 17, 2008Inventor: Dae-Hyun Chung
-
Patent number: 7038971Abstract: A multi-clock-domain data input processing device preferably includes: a clock-signal-receiving synchronous circuit that generates an output clocking signal by phase-delaying a first clock signal; a data input part having a delay locked loop (DLL); and an input-processing part. The data input part preferably inputs data in response to the first clock signal and the input-processing part transfers data in response to a second clock signal having a timing different from that of the first clock signal. A clock-signal applying method for operating the multi-clock-domain data input-processing device preferably includes the steps of: applying a plurality of clock signals to a signal-receiving clock conversion part; and applying a delayed clocking signal outputted from the DLL to the remaining parts of the data input-processing device.Type: GrantFiled: November 6, 2002Date of Patent: May 2, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Dae-Hyun Chung
-
Patent number: 6987407Abstract: A delay locked loop (DLL) is provided that includes a phase detector configured to detect a phase error between an internal clock signal and the external clock signal and output a phase error signal. A low pass filter is configured to output a predetermined control signal in response to the phase error signal. A variable delay circuit is configured to change a delay time in response to the predetermined control signal, delay the phase of the external clock signal with respect to the changed delay time, lock the delayed external clock signal and output the internal clock signal. A compensation delay circuit is configured to receive a control voltage based on a delay time introduced by a data output circuit and delay a phase of the internal clock signal for a first delay time based on the control voltage and output the delayed internal clock signal to the phase detector. Methods of compensating a delay for a DLL are also provided.Type: GrantFiled: December 22, 2003Date of Patent: January 17, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-hyun Chung, Sang-woong Shin, Woo-jin Lee
-
Patent number: 6950488Abstract: Disclosed is a delay locked-loop circuit comprising a phase detector for detecting a phase difference between an external clock signal and an internal clock signal, a delay unit controller for generating a control signal in response to output of the phase detector, and a variable delay unit for delaying the external clock in response to the control signal to synchronize the internal clock with the external clock, the variable delay unit comprising a first group of delay cells used at or above a predetermined frequency, a second group of delay cells used with the first group of delay cells at or below a predetermined frequency, switch transistors for connecting/disconnecting the first group of delay cells and the second group of delay cells to/from a first output line and a second output line of the variable delay unit, respectively, in response to the control signal, and a switch for connecting/disconnecting the first output line to/from the second output line in response to a delay use signal representing thType: GrantFiled: September 4, 2001Date of Patent: September 27, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-hyun Chung, Ho-young Song
-
Patent number: 6920080Abstract: A synchronous semiconductor memory device includes an output control signal generating circuit that generates a data output control signal in response to an internal clock signal, an output control clock signal and a CAS latency signal. The output control signal generating circuit successively shifts read information signals in response to the internal clock signal and the output control clock signal, both source clocks of which are identical, and generates one of the shifted read information signals as an output control signal for indicating a data output period in response to the CAS latency signal. The synchronous semiconductor memory device can synchronize the source clocks of the clock signals used in the output control signal generating circuit thereby reducing the influence of clock jitter.Type: GrantFiled: November 6, 2003Date of Patent: July 19, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-hyun Chung, Sang-woong Shin
-
Patent number: 6882580Abstract: A memory device includes first and second power supply pads configured to be connected to a power supply. The memory device further includes a data output circuit that receives power via the first power supply pad and outputs data responsive to an internal clock signal, and a delay-locked loop (DLL) circuit that receives power via the second power supply pad independently of the first power supply pad and that generates the internal clock signal responsive to an external clock signal.Type: GrantFiled: February 5, 2003Date of Patent: April 19, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-wook Lim, Dae-hyun Chung
-
Patent number: 6812765Abstract: A delay circuit has an input node receives an input pulsed signal. A buffer transfers the input signal to a floating node. A detector outputs to an output node an output voltage that has a first level, if the voltage at the floating node is below a threshold, and a second level otherwise. Two similar branches are used, one for controlling delays in the rising transitions and one for controlling delays in the falling transitions. For each branch, a reference terminal carries a reference voltage for biasing the floating node. A capacitor and a switch are coupled between the reference terminal and the floating node. The switch opens and closes responsive to the output voltage. When it opens, it shorts out the capacitor. An optional phase detector and delay code generator may be in a feedback arrangement, for continuously adjusting the reference voltages.Type: GrantFiled: April 28, 2003Date of Patent: November 2, 2004Assignee: Samsung Electronic Co., Ltd.Inventors: Kyu-hyoun Kim, Dae-Hyun Chung
-
Patent number: 6778464Abstract: Synchronous semiconductor memory devices and methods of operating are provided. The device has a latency N and includes a memory cell array, a stack unit having N storage units and a frequency detector that provides an output signal based on the relationship of the frequency of operation clock to a predetermined frequency. A control circuit controls the stack unit in response to the output signal of the frequency detector. The control circuit latches data read from the memory and controls the stack unit so that the latched data is stored from a clock cycle when a read command is sent until an N-th cycle afterwards if the clock frequency is greater than the predetermined frequency and delays the latched data for one cycle and controls the stack unit so that the delayed data is stored from one cycle after the read command is sent until an N+1 cycle afterwards.Type: GrantFiled: November 6, 2002Date of Patent: August 17, 2004Assignee: Samsung Electronics Co., Ltd.Inventor: Dae-hyun Chung