Patents by Inventor Daisuke Ohshima
Daisuke Ohshima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9886666Abstract: Provided is an information processing device to preferentially present information which each user does not have detailed knowledge, among inference results inferred from context. The information processing device includes: an inference unit that obtains inference results by applying inference rules to context information; an inference result index value calculation unit that calculates, on the basis of a knowledge level of a reading user about each inference rule used in an inference process, index values that show depth of knowledge of the reading user about the inference results comprehensively; an inference result presentation unit that presents the inference results on the basis of the index values; and an knowledge level update unit that updates the knowledge level of the reading user about each inference rule used in the inference process on the basis of evaluation information acquired.Type: GrantFiled: December 12, 2012Date of Patent: February 6, 2018Assignee: NEC CORPORATIONInventors: Yousuke Motohashi, Hidekazu Sakagami, Shinichiro Kamei, Daisuke Ohshima
-
Publication number: 20140358827Abstract: Inference results for which each user does not have detailed knowledge are presented with priority. An information processing device 1 includes: an inference unit 104 that obtains inference results by applying inference rules to context information; an inference result index value calculation unit 105 that calculates, on the basis of a knowledge level of a reading user about each inference rule used in an inference process, index values that show depth of knowledge of the reading user about the inference results comprehensively; an inference result presentation unit 106 that presents the inference results on the basis of the index values; and an knowledge level update unit 109 that updates the knowledge level of the reading user about each inference rule used in the inference process on the basis of evaluation information acquired.Type: ApplicationFiled: December 12, 2012Publication date: December 4, 2014Applicant: NEC CORPORATIONInventors: Yousuke Motohashi, Hidekazu Sakagami, Shinichiro Kamei, Daisuke Ohshima
-
Patent number: 8810008Abstract: A semiconductor element-embedded substrate includes a semiconductor element; a chip component; a peripheral insulating layer covering at least the outer circumferential side surfaces thereof; an upper surface-side wiring line provided on the upper surface side of the substrate; and a lower surface-side wiring line provided on the lower surface side of the substrate. The built-in semiconductor element includes a terminal on the upper surface side thereof, and this terminal is electrically connected to the upper surface-side wiring line. The built-in chip component includes an upper surface-side terminal electrically connected to the upper surface-side wiring line; a lower surface-side terminal electrically connected to the lower surface-side wiring line; and a through-chip via penetrating through the chip component to connect the upper surface-side terminal and the lower surface-side terminal.Type: GrantFiled: January 25, 2011Date of Patent: August 19, 2014Assignee: NEC CorporationInventors: Kentaro Mori, Shintaro Yamamichi, Hideya Murai, Katsumi Kikuchi, Yoshiki Nakashima, Daisuke Ohshima
-
Patent number: 8766440Abstract: A wiring board including a built-in semiconductor element includes the semiconductor element, a peripheral insulating layer covering an outer peripheral side surface of the semiconductor element, an upper surface-side wiring provided on an upper surface side of the wiring board, and a lower surface-side wiring provided on a lower surface side of the wiring board. The semiconductor element includes a first wiring structure layer including a first wiring and a first insulating layer alternately provided on a semiconductor substrate, and a second wiring structure layer including a second wiring and a second insulating layer alternately provided on the first wiring structure layer. The upper surface-side wiring includes a wiring electrically connected to the first wiring via the second wiring. The second wiring is thicker than the first wiring and thinner than the upper surface-side wiring. The second insulating layer is formed of a resin material and is thicker than the first insulating layer.Type: GrantFiled: January 25, 2011Date of Patent: July 1, 2014Assignee: NEC CorporationInventors: Katsumi Kikuchi, Shintaro Yamamichi, Hideya Murai, Kentaro Mori, Yoshiki Nakashima, Daisuke Ohshima
-
Patent number: 8710669Abstract: A semiconductor device includes a core substrate, and at least one insulating layer and at least one wiring layer that are disposed on a first surface and a second, opposite surface of the substrate. The semiconductor device includes a via disposed in the insulating layer and in the core substrate, and which connects the wiring layers to one another. The semiconductor device includes a semiconductor element mounted on the first surface, forming an electrode terminal that faces up. The semiconductor device includes a connecting portion that penetrates the insulating layer and directly connects the electrode terminal of the semiconductor element and the wiring layer on the first surface. A minimum wiring pitch of this wiring that of any wiring layer on the second surface.Type: GrantFiled: May 18, 2010Date of Patent: April 29, 2014Assignee: NEC CorporationInventors: Kentaro Mori, Yoshiki Nakashima, Daisuke Ohshima, Katsumi Kikuchi, Shintaro Yamamichi
-
Patent number: 8692135Abstract: A wiring board is configured by stacking one or more conductor wiring layers and one or more insulating resin layers and comprising one or more metal vias configured to penetrate the insulating resin layer, wherein the boundary surface between the metal via and the insulating resin layer has a concavo-convex boundary cross-section structure in which the metal via and the insulating resin layer are engaged with each other.Type: GrantFiled: August 25, 2009Date of Patent: April 8, 2014Assignee: NEC CorporationInventors: Takuo Funaya, Shintaro Yamamichi, Daisuke Ohshima, Yoshiki Nakashima
-
Publication number: 20140024177Abstract: A semiconductor device includes: at least one semiconductor element having electrode terminals; a metal plate supporting the semiconductor element; and a wiring board covering the semiconductor element and including a plurality of insulating layers and wiring layers alternately stacked and external connection terminals on a surface, the wiring layers being electrically connected to each other by vias. The electrode terminals and the external connection terminals are electrically connected via at least one of the wiring layers and the vias. At least one of the electrode terminals, the wiring layers, and the vias is electrically connected to the metal plate.Type: ApplicationFiled: September 23, 2013Publication date: January 23, 2014Applicant: NEC CORPORATIONInventors: KENTARO MORI, DAISUKE OHSHIMA, SHINTARO YAMAMICHI, HIDEYA MURAI, KATSUMI MAEDA, KATSUMI KIKUCHI, YOSHIKI NAKASHIMA
-
Patent number: 8569892Abstract: A semiconductor device includes: at least one semiconductor element having electrode terminals; a metal plate supporting the semiconductor element; and a wiring board covering the semiconductor element and including a plurality of insulating layers and wiring layers alternately stacked and external connection terminals on a surface, the wiring layers being electrically connected to each other by vias. The electrode terminals and the external connection terminals are electrically connected via at least one of the wiring layers and the vias. At least one of the electrode terminals, the is wiring layers, and the vias is electrically connected to the metal plate.Type: GrantFiled: October 5, 2009Date of Patent: October 29, 2013Assignee: NEC CorporationInventors: Kentaro Mori, Daisuke Ohshima, Shintaro Yamamichi, Hideya Murai, Katsumi Maeda, Katsumi Kikuchi, Yoshiki Nakashima
-
Patent number: 8450843Abstract: The semiconductor device comprises a semiconductor chip and a printed wiring board having a recess in which the semiconductor chip is housed face-down, wherein the printed wiring board comprises multiple wiring layers below a circuit surface of the semiconductor chip on which connection terminals are formed, and the multiple wiring layers include a first wiring layer for forming signal wires, a second wiring layer for forming a ground plane, and a third wiring layer for forming power wires and power BGA and ground BGA pads in sequence from the circuit surface.Type: GrantFiled: October 14, 2008Date of Patent: May 28, 2013Assignee: NEC CorporationInventors: Hideki Sasaki, Daisuke Ohshima, Takuo Funaya
-
Publication number: 20130127037Abstract: An object of the present invention is to provide a semiconductor device built-in substrate, which can be made thin and can suppress occurrence of warpage. The present invention provides a semiconductor substrate which is featured by including a first semiconductor device serving as a substrate, a second semiconductor device placed on the circuit surface side of the first semiconductor device in the state where the circuit surfaces of the first and second semiconductor devices are placed to face in the same direction, and an insulating layer incorporating therein the second semiconductor device, and which is featured in that a heat dissipation layer is formed at least between the first semiconductor device and the second semiconductor device, and in that the heat dissipation layer is formed on the first semiconductor device so as to extend up to the outside of the second semiconductor device.Type: ApplicationFiled: March 3, 2011Publication date: May 23, 2013Applicant: NEC CORPORATIONInventors: Kentaro Mori, Shintaro Yamamichi, Katsumi Kikuchi, Daisuke Ohshima, Yoshiki Nakashima, Hideya Murai
-
Publication number: 20130088841Abstract: The present invention has an object to provide a substrate with a built-in functional element, including the functional element above a metal plate, in which crosstalk noise between signal wirings can be reduced and higher characteristic impedance matching can be achieved. An aspect of the present invention provides a substrate with a built-in functional element, including: a metal plate that includes a concave portion and serves as a ground; the functional element that is placed in the concave portion and includes an electrode terminal; a first insulating layer that covers the functional element and is placed in contact with the metal plate; a first wiring layer including first signal wiring that is opposite the metal plate with the first insulating layer being interposed therebetween; a second insulating layer that covers the first wiring layer; and a ground layer formed of a ground plane that is opposite the first wiring layer with the second insulating layer being interposed therebetween.Type: ApplicationFiled: January 19, 2011Publication date: April 11, 2013Applicant: NEC CorporationInventors: Daisuke Ohshima, Kentaro Mori, Yoshiki Nakashima, Katsumi Kikuchi, Shintaro Yamamichi
-
Publication number: 20130050967Abstract: An object of the present invention is to provide a functional device-embedded substrate that can be thinned and suppress occurrence of warpage. The present invention provides a functional device-embedded substrate including at least a functional device including an electrode terminal, and a covering insulating layer covering at least an electrode terminal surface and a side surface of the functional device, the functional device-embedded substrate including a first pillar structure around the functional device inside the covering insulating layer, the first pillar structure including a material having a thermal expansion coefficient between thermal expansion coefficients of the functional device and the covering insulating layer, wherein the first pillar structure is arranged at a position where a shortest distance from a side surface of the functional device to a side surface of the first pillar structure is smaller than a thickness of the functional device.Type: ApplicationFiled: January 19, 2011Publication date: February 28, 2013Applicant: NEC CORPORATIONInventors: Daisuke Ohshima, Katsumi Kikuchi, Yoshiki Nakashima, Kentaro Mori, Shintaro Yamamichi
-
Publication number: 20130009325Abstract: A semiconductor element-embedded substrate includes a semiconductor element; a chip component; a peripheral insulating layer covering at least the outer circumferential side surfaces thereof; an upper surface-side wiring line provided on the upper surface side of the substrate; and a lower surface-side wiring line provided on the lower surface side of the substrate. The built-in semiconductor element includes a terminal on the upper surface side thereof, and this terminal is electrically connected to the upper surface-side wiring line. The built-in chip component includes an upper surface-side terminal electrically connected to the upper surface-side wiring line; a lower surface-side terminal electrically connected to the lower surface-side wiring line; and a through-chip via penetrating through the chip component to connect the upper surface-side terminal and the lower surface-side terminal.Type: ApplicationFiled: January 25, 2011Publication date: January 10, 2013Applicant: NEC CORPORATIONInventors: Kentaro Mori, Shintaro Yamamichi, Hideya Murai, Katsumi Kikuchi, Yoshiki Nakashima, Daisuke Ohshima
-
Publication number: 20120319254Abstract: A wiring board including a built-in semiconductor element includes the semiconductor element, a peripheral insulating layer covering an outer peripheral side surface of the semiconductor element, an upper surface-side wiring provided on an upper surface side of the wiring board, and a lower surface-side wiring provided on a lower surface side of the wiring board. The semiconductor element includes a first wiring structure layer including a first wiring and a first insulating layer alternately provided on a semiconductor substrate, and a second wiring structure layer including a second wiring and a second insulating layer alternately provided on the first wiring structure layer. The upper surface-side wiring includes a wiring electrically connected to the first wiring via the second wiring. The second wiring is thicker than the first wiring and thinner than the upper surface-side wiring. The second insulating layer is formed of a resin material and is thicker than the first insulating layer.Type: ApplicationFiled: January 25, 2011Publication date: December 20, 2012Applicant: NEC CORPORATIONInventors: Katsumi Kikuchi, Shintaro Yamamichi, Hideya Murai, Kentaro Mori, Yoshiki Nakashima, Daisuke Ohshima
-
Publication number: 20120068359Abstract: A semiconductor device comprises: a core substrate; at least one insulating layer and at least one wiring layer which are disposed on each of a first surface of the core substrate and a second surface opposite to the first surface; a via(s) which is disposed in each of the insulating layer and the core substrate, and connects the wiring layers to each other; a semiconductor element, mounted on the first surface of the core substrate, with a surface for forming an electrode terminal(s) facing up; and a connecting portion(s) which penetrates the insulating layer disposed on the first surface and directly connects the electrode terminal of the semiconductor element and the wiring layer disposed on the first surface. A minimum wiring pitch of the wiring layer directly connected to the connecting portion is smaller than that of any of the wiring layer(s) disposed on the second surface.Type: ApplicationFiled: May 18, 2010Publication date: March 22, 2012Inventors: Kentaro Mori, Yoshiki Nakashima, Daisuke Ohshima, Katsumi Kikuchi, Shintaro Yamamichi
-
Publication number: 20110175213Abstract: A semiconductor device includes: at least one semiconductor element having electrode terminals; a metal plate supporting the semiconductor element; and a wiring board covering the semiconductor element and including a plurality of insulating layers and wiring layers alternately stacked and external connection terminals on a surface, the wiring layers being electrically connected to each other by vias. The electrode terminals and the external connection terminals are electrically connected via at least one of the wiring layers and the vias. At least one of the electrode terminals, the is wiring layers, and the vias is electrically connected to the metal plate.Type: ApplicationFiled: October 5, 2009Publication date: July 21, 2011Inventors: Kentaro Mori, Daisuke Ohshima, Shintaro Yamamichi, Hideya Murai, Katsumi Maeda, Katsumi Kikuchi, Yoshiki Nakashima
-
Publication number: 20110155433Abstract: A wiring board is configured by stacking one or more conductor wiring layers and one or more insulating resin layers and comprising one or more metal vias configured to penetrate the insulating resin layer, wherein the boundary surface between the metal via and the insulating resin layer has a concavo-convex boundary cross-section structure in which the metal via and the insulating resin layer are engaged with each other.Type: ApplicationFiled: August 25, 2009Publication date: June 30, 2011Inventors: Takuo Funaya, Shintaro Yamamichi, Daisuke Ohshima, Yoshiki Nakashima
-
Publication number: 20100237492Abstract: The semiconductor device comprises a semiconductor chip and a printed wiring board having a recess in which the semiconductor chip is housed face-down, wherein the printed wiring board comprises multiple wiring layers below a circuit surface of the semiconductor chip on which connection terminals are formed, and the multiple wiring layers include a first wiring layer for forming signal wires, a second wiring layer for forming a ground plane, and a third wiring layer for forming power wires and power BGA and ground BGA pads in sequence from the circuit surface.Type: ApplicationFiled: October 14, 2008Publication date: September 23, 2010Inventors: Hideki Sasaki, Daisuke Ohshima, Takuo Funaya
-
Patent number: 7434190Abstract: An analysis method of designing transmission lines of an integrated circuit packaging board including an integrated circuit chip, a printed circuit board, and an interposer disposed between the integrated circuit chip and the printed circuit board. A reference data file having information for dividing a series of transmission lines into connecting sections and/or continuous sections and a division model file having information on analysis models of a connecting section and a continuous section is prepared. The connecting sections are extracted from the series of transmission lines with reference to connection information. Boundaries for dividing the series of transmission lines into sections is determined with reference to the reference data file to generate division models. The division models are synthesized to form a synthesized model of the series of transmission lines to analyze electrical characteristics of the series of transmission lines.Type: GrantFiled: June 23, 2006Date of Patent: October 7, 2008Assignee: NEC CorporationInventors: Hirobumi Inoue, Daisuke Ohshima, Jun Sakai, Mitsuru Furuya
-
Publication number: 20070033564Abstract: An analysis method of designing transmission lines of an integrated circuit packaging board including an integrated circuit chip, a printed circuit board, and an interposer disposed between the integrated circuit chip and the printed circuit board. A reference data file having information for dividing a series of transmission lines into connecting sections and/or continuous sections and a division model file having information on analysis models of a connecting section and a continuous section is prepared. The connecting sections are extracted from the series of transmission lines with reference to connection information. Boundaries for dividing the series of transmission lines into sections is determined with reference to the reference data file to generate division models. The division models are synthesized to form a synthesized model of the series of transmission lines to analyze electrical characteristics of the series of transmission lines.Type: ApplicationFiled: June 23, 2006Publication date: February 8, 2007Inventors: Hirobumi Inoue, Daisuke Ohshima, Jun Sakai, Mitsuru Furuya