Patents by Inventor Dale Juenemann
Dale Juenemann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8527785Abstract: A method which includes initiating a power management policy based on a processing element for a computing platform entering a given power state. The power management policy includes a determination as to whether an input/output (I/O) controller and a memory controller for the computing platform are substantially quiescent. The computing platform may then be transitioned to a low power system state from a run power system state based on a determination that both the I/O controller and the memory controller are substantially quiescent and an indication that the computing platform is capable of entering the low power system state. According to this method, the low power system state includes entering one or more devices responsive to the computing platform in a power level adequate to retain a configuration state that enables the one or more devices to transition back to the run power system state in a manner that is substantially transparent to an operating system for the computing platform.Type: GrantFiled: December 7, 2010Date of Patent: September 3, 2013Assignee: Intel CorporationInventors: Dale Juenemann, Paul Diefenbaugh
-
Patent number: 8433854Abstract: In some embodiments, an electronic system may include a cache located between a mass storage and a system memory, and code stored on the electronic system to prevent storage of stream data in the cache and to send the stream data directly between the system memory and the mass storage based on a comparison of first metadata of a first request for first information and pre-boot stream information stored in a previous boot context. Other embodiments are disclosed and claimed.Type: GrantFiled: June 25, 2008Date of Patent: April 30, 2013Assignee: Intel CorporationInventors: R. Scott Tetrick, Dale Juenemann, Jordan Howes, Jeanna Matthews, Steven Wells, Glenn Hinton, Oscar Pinto
-
Patent number: 8386701Abstract: In some embodiments, a non-volatile cache memory may include a multi-level non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the multi-level non-volatile cache memory, wherein the controller is configured to control utilization of the multi-level non-volatile cache memory. Other embodiments are disclosed and claimed.Type: GrantFiled: April 19, 2012Date of Patent: February 26, 2013Assignee: Intel CorporationInventors: Raymond Scott Tetrick, Dale Juenemann, Robert Brennan
-
Publication number: 20130007341Abstract: In some embodiments, a non-volatile cache memory may include a segmented non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the segmented non-volatile cache memory, wherein the controller is configured to control utilization of the segmented non-volatile cache memory. The segmented non-volatile cache memory may include a file cache segment, the file cache segment to store complete files in accordance with a file cache policy, and a block cache segment, the block cache segment to store one or more blocks of one or more files in accordance with a block cache policy, wherein the block cache policy is different from the file cache policy.Type: ApplicationFiled: June 26, 2012Publication date: January 3, 2013Inventors: Dale Juenemann, R. Scott Tetrick, Oscar Pinto
-
Publication number: 20120203960Abstract: In some embodiments, a non-volatile cache memory may include a multi-level non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the multi-level non-volatile cache memory, wherein the controller is configured to control utilization of the multi-level non-volatile cache memory. Other embodiments are disclosed and claimed.Type: ApplicationFiled: April 19, 2012Publication date: August 9, 2012Inventors: R. Scott Tetrick, Dale Juenemann, Robert Brennan
-
Patent number: 8219757Abstract: In some embodiments, a processor-based system includes a processor, a system memory coupled to the processor, a mass storage device, a cache memory located between the system memory and the mass storage device, and code stored on the processor-based system to cause the processor-based system to utilize the cache memory. The code may be configured to cause the processor-based system to preferentially use only a selected size of the cache memory to store cache entries having less than or equal to a selected number of cache hits. Other embodiments are disclosed and claimed.Type: GrantFiled: September 30, 2008Date of Patent: July 10, 2012Assignee: Intel CorporationInventors: Glenn Hinton, Dale Juenemann, R. Scott Tetrick
-
Patent number: 8214596Abstract: In some embodiments, a non-volatile cache memory may include a segmented non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the segmented non-volatile cache memory, wherein the controller is configured to control utilization of the segmented non-volatile cache memory. The segmented non-volatile cache memory may include a file cache segment, the file cache segment to store complete files in accordance with a file cache policy, and a block cache segment, the block cache segment to store one or more blocks of one or more files in accordance with a block cache policy, wherein the block cache policy is different from the file cache policy. The controller may be configured to utilize the file cache segment in accordance with information related to the block cache segment and to utilize the block cache segment in accordance with information related to the file cache segment.Type: GrantFiled: September 30, 2008Date of Patent: July 3, 2012Assignee: Intel CorporationInventors: Dale Juenemann, R. Scott Tetrick, Oscar Pinto
-
Patent number: 8166229Abstract: In some embodiments, a non-volatile cache memory may include a multi-level non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the multi-level non-volatile cache memory, wherein the controller is configured to control utilization of the multi-level non-volatile cache memory. Other embodiments are disclosed and claimed.Type: GrantFiled: June 30, 2008Date of Patent: April 24, 2012Assignee: Intel CorporationInventors: R. Scott Tetrick, Dale Juenemann, Robert Brennan
-
Patent number: 8019939Abstract: Methods and apparatus to detect a data mining process are presented. In one embodiment the method comprising monitoring access of a process to a resource and classifying if the process is a data mining process based on at least one of a plurality of monitored values, such as an access rate, an eviction rate, and an I/O consumption value.Type: GrantFiled: June 2, 2008Date of Patent: September 13, 2011Assignee: Intel CorporationInventors: Curtis Edward Jutzi, Dale Juenemann
-
Publication number: 20110078475Abstract: A method which includes initiating a power management policy based on a processing element for a computing platform entering a given power state. The power management policy includes a determination as to whether an input/output (I/O) controller and a memory controller for the computing platform are substantially quiescent. The computing platform may then be transitioned to a low power system state from a run power system state based on a determination that both the I/O controller and the memory controller are substantially quiescent and an indication that the computing platform is capable of entering the low power system state. According to this method, the low power system state includes entering one or more devices responsive to the computing platform in a power level adequate to retain a configuration state that enables the one or more devices to transition back to the run power system state in a manner that is substantially transparent to an operating system for the computing platform.Type: ApplicationFiled: December 7, 2010Publication date: March 31, 2011Inventors: Dale Juenemann, Paul Diefenbaugh
-
Patent number: 7849334Abstract: A method which includes initiating a power management policy based on a processing element for a computing platform entering a given power state. The power management policy includes a determination as to whether an input/output (I/O) controller and a memory controller for the computing platform are substantially quiescent. The computing platform may then be transitioned to a low power system state from a run power system state based on a determination that both the I/O controller and the memory controller are substantially quiescent and an indication that the computing platform is capable of entering the low power system state. According to this method, the low power system state includes entering one or more devices responsive to the computing platform in a power level adequate to retain a configuration state that enables the one or more devices to transition back to the run power system state in a manner that is substantially transparent to an operating system for the computing platform.Type: GrantFiled: September 29, 2006Date of Patent: December 7, 2010Assignee: Intel CoporationInventors: Dale Juenemann, Paul Diefenbaugh
-
Publication number: 20100082906Abstract: In some embodiments, a processor-based system includes a processor, a system memory coupled to the processor, a mass storage device, a cache memory located between the system memory and the mass storage device, and code stored on the processor-based system to cause the processor-based system to utilize the cache memory. The code may be configured to cause the processor-based system to preferentially use only a selected size of the cache memory to store cache entries having less than or equal to a selected number of cache hits. Other embodiments are disclosed and claimed.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Glenn Hinton, Dale Juenemann, R. Scott Tetrick
-
Publication number: 20100082904Abstract: In some embodiments, a non-volatile cache memory may include a segmented non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the segmented non-volatile cache memory, wherein the controller is configured to control utilization of the segmented non-volatile cache memory. The segmented non-volatile cache memory may include a file cache segment, the file cache segment to store complete files in accordance with a file cache policy, and a block cache segment, the block cache segment to store one or more blocks of one or more files in accordance with a block cache policy, wherein the block cache policy is different from the file cache policy. The controller may be configured to utilize the file cache segment in accordance with information related to the block cache segment and to utilize the block cache segment in accordance with information related to the file cache segment.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Dale Juenemann, R. Scott Tetrick, Oscar Pinto
-
Publication number: 20090327607Abstract: In some embodiments, an electronic system may include a cache located between a mass storage and a system memory, and code stored on the electronic system to prevent storage of stream data in the cache and to send the stream data directly between the system memory and the mass storage based on a comparison of first metadata of a first request for first information and pre-boot stream information stored in a previous boot context. Other embodiments are disclosed and claimed.Type: ApplicationFiled: June 25, 2008Publication date: December 31, 2009Inventors: R. Scott Tetrick, Dale Juenemann, Jordan Howes, Jeanna Matthews, Steven Wells, Glenn Hinton, Oscar Pinto
-
Publication number: 20090327584Abstract: In some embodiments, a non-volatile cache memory may include a multi-level non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the multi-level non-volatile cache memory, wherein the controller is configured to control utilization of the multi-level non-volatile cache memory. Other embodiments are disclosed and claimed.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventors: R. Scott Tetrick, Dale Juenemann, Robert Brennan
-
Publication number: 20090300280Abstract: Methods and apparatus to detect a data mining process are presented. In one embodiment the method comprising monitoring access of a process to a resource and classifying if the process is a data mining process based on at least one of a plurality of monitored values, such as an access rate, an eviction rate, and an I/O consumption value.Type: ApplicationFiled: June 2, 2008Publication date: December 3, 2009Inventors: Curtis Edward Jutzi, Dale Juenemann
-
Publication number: 20090172048Abstract: In some embodiments a beginning portion of a disk drive file fragment is stored in a memory, and the beginning portion of the disk drive file fragment is accessed from the memory. Other embodiments are described and claimed.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Applicant: Intel CorporationInventors: R. Scott Tetrick, Glenn Hinton, Dale Juenemann
-
Publication number: 20080143695Abstract: A method, apparatus, and system for low power static image display self-refresh are described. In one embodiment, a display controller may operate in a primary display mode or in a low power display mode. The display controller may switch from a primary display mode to a low power display mode when the displayed image has been static for a predetermined time, and may switch from the low power display mode to the primary display mode when the display buffer changes.Type: ApplicationFiled: December 19, 2006Publication date: June 19, 2008Inventors: Dale Juenemann, Kim Meinerth
-
Publication number: 20080082841Abstract: A method which includes initiating a power management policy based on a processing element for a computing platform entering a given power state. The power management policy includes a determination as to whether an input/output (I/O) controller and a memory controller for the computing platform are substantially quiescent. The computing platform may then be transitioned to a low power system state from a run power system state based on a determination that both the I/O controller and the memory controller are substantially quiescent and an indication that the computing platform is capable of entering the low power system state. According to this method, the low power system state includes entering one or more devices responsive to the computing platform in a power level adequate to retain a configuration state that enables the one or more devices to transition back to the run power system state in a manner that is substantially transparent to an operating system for the computing platform.Type: ApplicationFiled: September 29, 2006Publication date: April 3, 2008Inventors: Dale Juenemann, Paul Diefenbaugh