Patents by Inventor Dale Wong
Dale Wong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7502920Abstract: The present invention, generally speaking, provides a hierarchy of configuration storage. The highest level of the hierarchy is an active configuration store; the lowest level is an off-chip configuration store; in between are one or more levels of configuration stores. Every configuration is promoted from the lowest off-chip level, through each level, up to the highest active level. Each ascending level of the hierarchy has a decreasing latency time required to promote a configuration to the next higher level of the hierarchy, and a decreasing amount of available storage. This separation into levels allows the amount of available storage to be adjusted depending on the inherent latency of the level's storage mechanism, where a longer latency requires a larger cache. This in turn allows the total required storage for a given performance level to be minimized.Type: GrantFiled: December 4, 2003Date of Patent: March 10, 2009Assignee: Intel CorporationInventors: Christopher E. Phillips, Dale Wong
-
Patent number: 7009421Abstract: A Field Programmable Gate Array (FPGA) core cell with one or more Look-Up Tables (LUTs) and a selectable logic gate is presented as a space-efficient alternative to the conventional LUT-based FPGA core cell. An algorithm based upon the familiar FlowMap algorithm for LUT-based FPGA core cells implements the mapping of a Boolean logic network into the disclosed FPGA core cell.Type: GrantFiled: September 27, 2004Date of Patent: March 7, 2006Assignee: Agate Logic, Inc.Inventors: Daniel J. Pugh, Andrew W. Fox, Dale Wong
-
Publication number: 20050204122Abstract: The present invention, generally speaking, provides a hierarchy of configuration storage. The highest level of the hierarchy is an active configuration store; the lowest level is an off-chip configuration store; in between are one or more levels of configuration stores. Every configuration is promoted from the lowest off-chip level, through each level, up to the highest active level. Each ascending level of the hierarchy has a decreasing latency time required to promote a configuration to the next higher level of the hierarchy, and a decreasing amount of available storage. This separation into levels allows the amount of available storage to be adjusted depending on the inherent latency of the level's storage mechanism, where a longer latency requires a larger cache. This in turn allows the total required storage for a given performance level to be minimized.Type: ApplicationFiled: December 4, 2003Publication date: September 15, 2005Inventors: Christopher Phillips, Dale Wong
-
Patent number: 6940308Abstract: An interconnection network architecture which provides an interconnection network which is especially useful for FPGAs is described. Based upon Benes networks, the resulting network interconnect is rearrangeable so that routing between logic cell terminals is guaranteed. Upper limits on time delays for the network interconnect are defined and pipelining for high speed operation is easily implemented. The described network interconnect offers flexibility so that many design options are presented to best suit the desired application.Type: GrantFiled: January 23, 2004Date of Patent: September 6, 2005Assignee: Leopard Logic Inc.Inventor: Dale Wong
-
Patent number: 6888371Abstract: A programmable interface for FPGA cores embedded in an integrated circuit. The interface has an interconnect multiplexer (which includes demultiplexers) connected to the FPGA core and other elements of the integrated circuit. A control portion of the interface provides selection control bits to the interconnect multiplexer to make the desired connection configuration. Programmable latches in the control portion hold the selection bits which are loaded into the latches at the same time configuration bits are loaded into the integrated circuit to program the FPGA core. Alternatively, the control portion can be implemented by another FPGA core which is configured as a state machine to generate the selection control bits.Type: GrantFiled: October 29, 2002Date of Patent: May 3, 2005Assignee: Leopard Logic, Inc.Inventor: Dale Wong
-
Publication number: 20050040849Abstract: A Field Programmable Gate Array (FPGA) core cell with one or more Look-Up Tables (LUTs) and a selectable logic gate is presented as a space-efficient alternative to the conventional LUT-based FPGA core cell. An algorithm based upon the familiar FlowMap algorithm for LUT-based FPGA core cells implements the mapping of a Boolean logic network into the disclosed FPGA core cell.Type: ApplicationFiled: September 27, 2004Publication date: February 24, 2005Applicant: Leopard Logic, Inc.Inventors: Daniel Pugh, Andrew Fox, Dale Wong
-
Patent number: 6801052Abstract: A Field Programmable Gate Array (FPGA) core cell with one or more Look-Up Tables (LUTs) and a selectable logic gate is presented as a space-efficient alternative to the conventional LUT-based FPGA core cell. An algorithm based upon the familiar FlowMap algorithm for LUT-based FPGA core cells implements the mapping of a Boolean logic network into the disclosed FPGA core cell.Type: GrantFiled: October 11, 2002Date of Patent: October 5, 2004Assignee: Leopard Logic, Inc.Inventors: Daniel J. Pugh, Andrew W. Fox, Dale Wong
-
Publication number: 20040150422Abstract: An interconnection network architecture which provides an interconnection network which is especially useful for FPGAs is described. Based upon Benes networks, the resulting network interconnect is rearrangeable so that routing between logic cell terminals is guaranteed. Upper limits on time delays for the network interconnect are defined and pipelining for high speed operation is easily implemented. The described network interconnect offers flexibility so that many design options are presented to best suit the desired application.Type: ApplicationFiled: January 23, 2004Publication date: August 5, 2004Applicant: LEOPARD LOGIC, INC.Inventor: Dale Wong
-
Publication number: 20040105207Abstract: A segmentation architecture for wiring segments which provides interconnections for a gate array integrated circuit is described. Programming is provided by selectable vias between wiring segments and to the semiconductor substrate surface. The wiring segments of two interconnection layers are arranged in two directions and a programmable buffer can drive signals in a selectable direction depending upon how the via contacts are made to the buffer by the wiring segments carrying the buffer signals.Type: ApplicationFiled: August 8, 2003Publication date: June 3, 2004Applicant: LEOPARD LOGIC, INC.Inventors: Dieter Spaderna, Dale Wong
-
Patent number: 6708325Abstract: A computer implemented method for automatically compiling a computer program written in a high level programming language into an intermediate data structure. The data structure is analyzed to identify critical blocks of logic, which can be implemented as an application specific integrated circuit (ASIC), to improve overall performance. The critical blocks of logic are transformed into new equivalent logic with maximal data parallelism. The parallelized logic is then translated into a Boolean gate representation, which is suitable for implementation on an ASIC. The ASIC may be coupled with a generic microprocessor via custom instruction for the microprocessor. The original computer program is then compiled into object code with the new expanded target instruction set.Type: GrantFiled: May 31, 2000Date of Patent: March 16, 2004Assignee: Intel CorporationInventors: Laurence H. Cooke, Christopher E. Phillips, Dale Wong
-
Patent number: 6693456Abstract: An interconnection network architecture which provides an interconnection network which is especially useful for FPGAs is described. Based upon Benes networks, the resulting network interconnect is rearrangeable so that routing between logic cell terminals is guaranteed. Upper limits on time delays for the network interconnect are defined and pipelining for high speed operation is easily implemented. The described network interconnect offers flexibility so that many design options are presented to best suit the desired application.Type: GrantFiled: August 3, 2001Date of Patent: February 17, 2004Assignee: Leopard Logic Inc.Inventor: Dale Wong
-
Publication number: 20030212940Abstract: An interface architecture is presented for Field Programmable Gate Array (FPGA) cores by which an FPGA core can be embedded into an integrated circuit and easily configured and tested without detailed knowledge of the FPGA core. A microcontroller coupled to the FPGA core has a general instruction set that provides access to all resources within the FPGA core. This enables high level services, such as configuration loading, configuration monitoring, built in self test, defect analysis, and debugger support, for the FPGA core upon instructions from a host interface. The host interface, which modifies the instructions from a processor unit, for example, for the microcontroller, provides an adaptable buffer unit to allow the FPGA core to be easily embedded into different integrated circuits.Type: ApplicationFiled: October 12, 2002Publication date: November 13, 2003Inventor: Dale Wong
-
Publication number: 20030098710Abstract: A programmable interface for FPGA cores embedded in an integrated circuit. The interface has an interconnect multiplexer (which includes demultiplexers) connected to the FPGA core and other elements of the integrated circuit. A control portion of the interface provides selection control bits to the interconnect multiplexer to make the desired connection configuration. Programmable latches in the control portion hold the selection bits which are loaded into the latches at the same time configuration bits are loaded into the integrated circuit to program the FPGA core. Alternatively, the control portion can be implemented by another FPGA core which is configured as a state machine to generate the selection control bits.Type: ApplicationFiled: October 29, 2002Publication date: May 29, 2003Inventor: Dale Wong
-
Publication number: 20030085733Abstract: A Field Programmable Gate Array (FPGA) core cell with one or more Look-Up Tables (LUTs) and a selectable logic gate is presented as a space-efficient alternative to the conventional LUT-based FPGA core cell. An algorithm based upon the familiar FlowMap algorithm for LUT-based FPGA core cells implements the mapping of a Boolean logic network into the disclosed FPGA core cell.Type: ApplicationFiled: October 11, 2002Publication date: May 8, 2003Inventors: Daniel J. Pugh, Andrew W. Fox, Dale Wong
-
Publication number: 20030039262Abstract: This invention consists of a hierarchical multiplexer-based interconnect architecture and is applicable to Field Programmable Gate Arrays, multi-processors, and other applications that require configurable interconnect networks. In place of traditional pass transistors or gates, multiplexers are used and the interconnect architecture is based upon hiearchical interconnection units. Bounded and predictable routing delays, compact configuration memory requirements, non-destructive operation in noisy environments, uniform building blocks and connections for automatic generation, scalability to thousands of interconnected elements, and high routability even under high resource utilization are obtained.Type: ApplicationFiled: July 24, 2002Publication date: February 27, 2003Applicant: Leopard Logic Inc.Inventors: Dale Wong, John D. Tobey
-
Publication number: 20030014743Abstract: A computer program (item 101), written in a high level programming language, is compiled (item 103) into an intermediate data structure (105) which represents its control and data flow. This data structure is analyzed (item 111) to identify critical blocks of logic which can be implemented as an application specific integrated circuit (item 117) to improve the overall performance. The critical blocks of logic are first transformed into new equivalent logic with maximum data parallelism. The new parallelized logic is then translated into a Boolean gate representation which is suitable for implementation on an application specific integrated circuit (item 117). The application specific integrated circuit (item 117) is coupled with a generic microprocessor via custom instructions for the microprocessor (item 107). The original computer program is then compiled into object code (item 109) with the new expanded target instruction set.Type: ApplicationFiled: May 31, 2000Publication date: January 16, 2003Inventors: LAURENCE H. COOKE, CHRISTOPHER E. PHILLIPS, DALE WONG
-
Publication number: 20020150252Abstract: A way of protecting the configuration bits of the user of a configurable integrated circuit is described. The user-configurable integrated circuit has a decryption circuit block which decrypts configuration bits which have been encrypted by a plurality of encryption keys corresponding to a plurality of corresponding decryption keys for programming the integrated circuit into a desired configuration. The decryption circuit block receives the plurality of decryption keys from a corresponding plurality of decryption key circuits, at least one of which is embedded in the integrated circuit so as to prevent accessibility of the decryption key. Other decryption key circuits may be part of the integrated circuit or off-chip for accessibility of their decryption keys for ready identification of their owners; still other decryption key circuits may be embedded in the integrated circuit for inaccessibility.Type: ApplicationFiled: March 25, 2002Publication date: October 17, 2002Applicant: Leopard Logic, Inc.Inventor: Dale Wong
-
Publication number: 20020113619Abstract: An interconnection network architecture which provides an interconnection network which is especially useful for FPGAs is described. Based upon Benes networks, the resulting network interconnect is rearrangeable so that routing between logic cell terminals is guaranteed. Upper limits on time delays for the network interconnect are defined and pipelining for high speed operation is easily implemented. The described network interconnect offers flexibility so that many design options are presented to best suit the desired application.Type: ApplicationFiled: August 2, 2001Publication date: August 22, 2002Applicant: Leopard Logic, Inc.Inventor: Dale Wong
-
Patent number: 6389579Abstract: An integrated circuit which contains a processor, and configurable logic with configuration memory such that the configurable logic can emulate a large memory array when the contents of the array are very sparse. This structure allows for fast access and a continuous updating capability while remaining internal to the chip. A methodology for recompressing the contents of the configurable logic while updating the configurable logic is also described.Type: GrantFiled: January 26, 1999Date of Patent: May 14, 2002Assignee: Chameleon SystemsInventors: Christopher E. Phillips, Dale Wong, Laurence H. Cooke
-
Patent number: 6298472Abstract: A system and method of logic synthesis uses a behavioral synthesis tool to convert a behavioral language description (e.g., behavioral description code, an intuitive algorithm, or programming language description) of an ASIC into a partitioned RTL language description including RTL sub-descriptions corresponding to each of control, datapath, and memory. Each of the higher level RTL sub-descriptions is then mapped directly (i.e., a one-to-one mapping correspondence) to re-configurable silicon structures without requiring an RTL synthesis tool to translate the RTL description into individual standardized cell logic gates and interconnect level description. The silicon structures are controlled by the RTL sub-descriptions to provide a direct synthesized physical implementation of the ASIC thereby providing a single step synthesis method of going from a behavioral description to a synthesized silicon implementation.Type: GrantFiled: May 7, 1999Date of Patent: October 2, 2001Assignee: Chameleon Systems, Inc.Inventors: Christopher E. Phillips, Dale Wong, Karl W. Pfalzer