Patents by Inventor Daniel A. Linzmeier
Daniel A. Linzmeier has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8855441Abstract: A method and apparatus for image processing a lens-distorted image (e.g., a fisheye image) is provided. The method includes partitioning coordinate points in a selected output image into tiles. The output image is an undistorted rendition of a subset of the lens-distorted image. Coordinate points on a border of the tiles in the output image are selected. For each tile, coordinate points in the lens-distorted image corresponding to each selected coordinate point in the output image are calculated. In addition, for each tile, a bounding box on the lens-distorted image is selected. The bounding box includes the calculated coordinates in the lens-distorted image. The bounding boxes are expanded so that they encompass all coordinate points in the lens-distorted image that map to all coordinate points in their respective corresponding tiles. Output pixel values are generated for each tile from pixel values in their corresponding expanded bounding boxes.Type: GrantFiled: November 2, 2012Date of Patent: October 7, 2014Assignee: General Instrument CorporationInventors: Sek M. Chai, Malcolm R. Dwyer, Ruei-Sung Lin, Daniel A. Linzmeier, Nikolas Bellas
-
Patent number: 8326077Abstract: A method and apparatus for image processing a lens-distorted image (e.g., a fisheye image) is provided. The method includes partitioning coordinate points in a selected output image into tiles. The output image is an undistorted rendition of a subset of the lens-distorted image. Coordinate points on a border of the tiles in the output image are selected. For each tile, coordinate points in the lens-distorted image corresponding to each selected coordinate point in the output image are calculated. In addition, for each tile, a bounding box on the lens-distorted image is selected. The bounding box includes the calculated coordinates in the lens-distorted image. The bounding boxes are expanded so that they encompass all coordinate points in the lens-distorted image that map to all coordinate points in their respective corresponding tiles. Output pixel values are generated for each tile from pixel values in their corresponding expanded bounding boxes.Type: GrantFiled: October 31, 2008Date of Patent: December 4, 2012Assignee: General Instrument CorporationInventors: Sek M. Chai, Malcolm R. Dwyer, Ruei-Sung Lin, Daniel A. Linzmeier, Nikolaos Bellas
-
Patent number: 7802005Abstract: A specification of a configurable processor is generated by generating (1) specifications of first and second stream memory interfaces to be operable to access data in accordance with first and second stream descriptors, and (2) a specification of an interim data storage device (buffer) to be accessed by the first and second stream memory interfaces and to be operable to receive data from a first computational module via the first stream memory interface and to transfer data to a second computational module via the second stream memory interface. The specifications are output and may be used to configure a configurable processor.Type: GrantFiled: March 30, 2007Date of Patent: September 21, 2010Assignee: Motorola, Inc.Inventors: Sek M Chai, Nikos Bellas, Malcolm R Dwyer, Daniel A Linzmeier
-
Publication number: 20100111440Abstract: A method and apparatus for image processing a lens-distorted image (e.g., a fisheye image) is provided. The method includes partitioning coordinate points in a selected output image into tiles. The output image is an undistorted rendition of a subset of the lens-distorted image. Coordinate points on a border of the tiles in the output image are selected. For each tile, coordinate points in the lens-distorted image corresponding to each selected coordinate point in the output image are calculated. In addition, for each tile, a bounding box on the lens-distorted image is selected. The bounding box includes the calculated coordinates in the lens-distorted image. The bounding boxes are expanded so that they encompass all coordinate points in the lens-distorted image that map to all coordinate points in their respective corresponding tiles. Output pixel values are generated for each tile from pixel values in their corresponding expanded bounding boxes.Type: ApplicationFiled: October 31, 2008Publication date: May 6, 2010Applicant: MOTOROLA, INC.Inventors: Sek M. Chai, Malcolm R. Dwyer, Ruei-Sung Lin, Daniel A. Linzmeier, Nikolaos Bellas
-
Patent number: 7603492Abstract: A streaming data interface device (700) of a streaming processing system (200) is automatically generated by selecting a set of circuit parameters (610) consistent with a set of circuit constraints and generating (612, 614) a representation of a candidate memory interface device based upon a set of stream descriptors. The candidate streaming data interface device is evaluated (616) with respect to one or more quality metrics and the representation of the candidate streaming processor circuit is output (622) if the candidate memory interface device satisfies a set of processing system constraints and is better in at least one of the one or more quality metrics than other candidate memory interface devices.Type: GrantFiled: September 20, 2005Date of Patent: October 13, 2009Assignee: Motorola, Inc.Inventors: Sek M. Chai, Nikos Bellas, Malcolm R. Dwyer, Erica M. Lau, Zhiyuan Li, Daniel A. Linzmeier
-
Patent number: 7441224Abstract: In one embodiment, a subset of a set of streaming kernels of an application is selected for implementation on a reconfigurable processor. The streaming kernels are selected by first forming a stream flow graph of the application by parsing a program of instructions of the application, the stream flow graph having kernel nodes and edges, and determining benefit and cost values for each kernel node in the stream flow graph. Next, a subset of the kernel nodes that maximizes a weighted sum of the benefits values is selected, subject to a constraint that the sum of cost values is not greater than a prescribed value for the reconfigurable processor.Type: GrantFiled: March 9, 2006Date of Patent: October 21, 2008Assignee: Motorola, Inc.Inventors: Nikos Bellas, Sek Chai, Daniel Linzmeier
-
Publication number: 20080244152Abstract: A specification of a configurable processor is generated by generating (1) specifications of first and second stream memory interfaces to be operable to access data in accordance with first and second stream descriptors, and (2) a specification of an interim data storage device (buffer) to be accessed by the first and second stream memory interfaces and to be operable to receive data from a first computational module via the first stream memory interface and to transfer data to a second computational module via the second stream memory interface. The specifications are output and may be used to configure a configurable processor.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Applicant: MOTOROLA, INC.Inventors: Sek M. Chai, Nikos Bellas, Malcolm R. Dwyer, Daniel A. Linzmeier
-
METHOD AND APPARATUS FOR PERFORMING OBJECT RECOGNITION ON A TARGET DETECTED USING MOTION INFORMATION
Publication number: 20080166018Abstract: A system includes an interface that receives an image, which includes a motor vehicle and background, and a processing device that performs a method for object recognition on the received image. The method includes the steps of: determining motion information corresponding to at least one of the moving vehicle and the background; detecting the moving vehicle in the image using the motion information; detecting an object of interest on the moving vehicle; and performing an object recognition process on the object of interest. The system may be part of a license plate recognition system.Type: ApplicationFiled: January 5, 2007Publication date: July 10, 2008Applicant: MOTOROLA, INC.Inventors: ZHIYUAN Z. LI, DANIEL A. LINZMEIER, BEI TANG -
Publication number: 20080120497Abstract: A method and system for automatic configuration of processor hardware from an application program that has stream descriptor definitions, descriptive of memory access locations, data access thread definitions having a stream descriptor and a data channel source or sink as parameters, and computation thread definitions having a function pointer, a data channel source and a data channel sink as parameters. The application program is compiled to produce a description of the data flow between the threads as specified in the application program. The hardware is configured to have streaming memory interface devices operable to access a memory in accordance with the stream descriptor definitions, data path devices operable to process data in accordance with the computation thread definitions and data channels operable to connect the data path devices and streaming memory interface devices in accordance with the description of the data flow.Type: ApplicationFiled: November 20, 2006Publication date: May 22, 2008Applicant: MOTOROLA, INC.Inventors: Sek M. Chai, Nikos Bellas, Malcolm R. Dwyer, Daniel A. Linzmeier
-
Patent number: 7363406Abstract: Bus transactions in a memory controller are scheduled by storing a set of configuration parameters that define a bus scheduling policy, generating values of a set of dynamic cost functions for each bus transaction, ordering the bus transactions in accordance with the bus scheduling policy to produce ordered bus transactions and generating a memory transaction that is derived from the ordered bus transactions. The memory controller includes one or more control registers for storing the set of configuration parameters, a bus interface operable to capture bus transactions from applications, a set of buffers operable to store the bus transactions and the set of dynamic cost functions and one or more registers operable to store the statistical data and a cost policy. The memory controller selects the order of the bus transactions based on an arbitration and selection policy and generates memory transactions to an external memory.Type: GrantFiled: December 8, 2004Date of Patent: April 22, 2008Assignee: Motorola, Inc.Inventors: Sek M. Chai, Bruce A. Augustine, Daniel A. Linzmeier
-
Patent number: 7305649Abstract: A streaming processor circuit of a processing system is automatically generated by selecting a set of circuit parameters consistent with a set of circuit constraints and generating a representation of a candidate streaming processor circuit based upon the set of circuit parameters to execute one or more iterations of a computation specified by a streaming data flow graph. The candidate streaming processor circuit is evaluated with respect to one or more quality metrics and the representation of the candidate streaming processor circuit is output if the candidate streaming processor circuit satisfies a set of processing system constraints and is better in at least one of the one or more quality metrics than other candidate streaming processor circuits.Type: GrantFiled: April 20, 2005Date of Patent: December 4, 2007Assignee: Motorola, Inc.Inventors: Nikos Bellas, Sek M. Chai, Erica M. Lau, Zhiyuan Li, Daniel A. Linzmeier
-
Publication number: 20070213851Abstract: In one embodiment, a subset of a set of streaming kernels of an application is selected for implementation on a reconfigurable processor. The streaming kernels are selected by first forming a stream flow graph of the application by parsing a program of instructions of the application, the stream flow graph having kernel nodes and edges, and determining benefit and cost values for each kernel node in the stream flow graph. Next, a subset of the kernel nodes that maximizes a weighted sum of the benefits values is selected, subject to a constraint that the sum of cost values is not greater than a prescribed value for the reconfigurable processor.Type: ApplicationFiled: March 9, 2006Publication date: September 13, 2007Applicant: MOTOROLA, INC.Inventors: Nikos Bellas, Sek M. Chai, Daniel A. Linzmeier
-
Publication number: 20070067508Abstract: A streaming data interface device (700) of a streaming processing system (200) is automatically generated by selecting a set of circuit parameters (610) consistent with a set of circuit constraints and generating (612, 614) a representation of a candidate memory interface device based upon a set of stream descriptors.Type: ApplicationFiled: September 20, 2005Publication date: March 22, 2007Inventors: Sek Chai, Nikos Bellas, Malcolm Dwyer, Erica Lau, Zhiyuan Li, Daniel Linzmeier
-
Patent number: 7154468Abstract: A display apparatus 200, a display controller 222, and a method for optimizing a displayed image for use in an electronic device 100 comprising a display 208 for presenting a visual image, a processor 212 for determining the intensity of a backlight 216 used for illuminating the display 208 and a controller 202 that optimizes the visual image corresponding to the intensity of the backlight 216 are described. As the intensity of the backlight 216 is reduced, the brightness of the pixels 210 is increased to compensate the image when, for example, the backlight intensity is reduced to save power. The method and apparatus are also described for compensating for uneven backlight 216 conditions.Type: GrantFiled: November 25, 2003Date of Patent: December 26, 2006Assignee: Motorola Inc.Inventors: Daniel A. Linzmeier, Robert J. Bero, Charles P. Binzel, Robert M. Johnson, Timothy M. McCune, Edward J. Yurchik
-
Publication number: 20060242617Abstract: A streaming processor circuit of a processing system is automatically generated by selecting a set of circuit parameters consistent with a set of circuit constraints and generating a representation of a candidate streaming processor circuit based upon the set of circuit parameters to execute one or more iterations of a computation specified by a streaming data flow graph. The candidate streaming processor circuit is evaluated with respect to one or more quality metrics and the representation of the candidate streaming processor circuit is output if the candidate streaming processor circuit satisfies a set of processing system constraints and is better in at least one of the one or more quality metrics than other candidate streaming processor circuits.Type: ApplicationFiled: April 20, 2005Publication date: October 26, 2006Inventors: Nikos Bellas, Sek Chai, Erica Lau, Zhiyuan Li, Daniel Linzmeier
-
Publication number: 20060123169Abstract: Bus transactions in a memory controller are scheduled by storing a set of configuration parameters that define a bus scheduling policy, generating values of a set of dynamic cost functions for each bus transaction, ordering the bus transactions in accordance with the bus scheduling policy to produce ordered bus transactions and generating a memory transaction that is derived from the ordered bus transactions. The memory controller includes one or more control registers for storing the set of configuration parameters, a bus interface operable to capture bus transactions from applications, a set of buffers operable to store the bus transactions and the set of dynamic cost functions and one or more registers operable to store the statistical data and a cost policy. The memory controller selects the order of the bus transactions based on an arbitration and selection policy and generates memory transactions to an external memory.Type: ApplicationFiled: December 8, 2004Publication date: June 8, 2006Inventors: Sek Chai, Bruce Augustine, Daniel Linzmeier
-
Publication number: 20050110740Abstract: A display apparatus 200, a display controller 222, and a method for optimizing a displayed image for use in an electronic device 100 comprising a display 208 for presenting a visual image, a processor 212 for determining the intensity of a backlight 216 used for illuminating the display 208 and a controller 202 that optimizes the visual image corresponding to the intensity of the backlight 216 are described. As the intensity of the backlight 216 is reduced, the brightness of the pixels 210 is increased to compensate the image when, for example, the backlight intensity is reduced to save power. The method and apparatus are also described for compensating for uneven backlight 216 conditions.Type: ApplicationFiled: November 25, 2003Publication date: May 26, 2005Inventors: Daniel Linzmeier, Robert Bero, Charles Binzel, Robert Johnson, Timothy McCune, Edward Yurchik
-
Patent number: 6058449Abstract: A serial arbitration system utilizes an arbitration token containing a start bit, a request bit, a set of priority bits, and an error detection bit. The arbitration token is sent to each of the other processors (20, 21, 22) and is used to arbitrate control of a shared bus (38). A processor indicates that it is the master (20) by setting the start bit (120). It enters an arbitration by setting the request bit (124). The set of priority bits (134) contains a binary priority value encoded in bit major order. This format allows an optimized parallel comparison (128, 130) of the priority values for each of the requesting processors a bit at a time. Finally, processors drop out of the arbitration upon detecting (136) a parity error in an arbitration token received from another processor.Type: GrantFiled: July 31, 1997Date of Patent: May 2, 2000Assignee: Motorola, Inc.Inventors: Daniel Linzmeier, Kevin L. Kloker
-
Patent number: 5909558Abstract: A serial arbitration system for arbitration between multiple processors (20, 21, 22) in a low power system has an arbitration line driven by each of the processors and received by each of the other processors. The arbitration lines (30, 31, 32) are coupled to arbitration ports (60, 61, 62, 63, 64) on each processor (20, 21, 22) numbered from zero for the driven arbitration port (60). Each of the processors (20, 21, 22) has a processor ID number, with a master processor (20) having ID zero. The arbitration line (30) driven by the master processor (20) is coupled to each other processor (21, 22) on the arbitration port (61', 62') numbered equal to the processor ID of that other processor (21, 22). The driven arbitration lines (31, 32) from the other processors (21, 22) are coupled to the arbitration ports (61, 62) on the master processor (20) corresponding to the processor ID of the driving processor (21, 22).Type: GrantFiled: July 31, 1997Date of Patent: June 1, 1999Inventors: Daniel Linzmeier, Kevin L. Kloker