Patents by Inventor Daniel G. Bezzant
Daniel G. Bezzant has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6014717Abstract: A PCMCIA host adapter includes the capability to master a non-DMA system bus and control a DMA data transfer between a DMA capable peripheral and the internal system memory. A peripheral can be coupled to the system through a PCMCIA card plugged into a PCMCIA expansion slot. A DMA controller coupled to the PCMCIA expansion slots through a PCMCIA bus controls a DMA transfer between the internal system memory and the peripheral. A bus master disables the CPU and takes control of the system bus during a DMA data transfer. In an alternative embodiment, the PCMCIA host adapter can be used with either a system having a system bus with DMA capability or with a system having a system bus without DMA capability. In this alternate embodiment if the system bus has DMA capability, the PCMCIA host adapter effectively passes the DMA signals between the peripheral and the system bus.Type: GrantFiled: February 18, 1997Date of Patent: January 11, 2000Assignee: Cirrus Logic, Inc.Inventors: Daniel G. Bezzant, Stephen A. Smith, Narasimha R. Nookala, Puducode S. Narayanan, Ashutosh S. Dikshit
-
Patent number: 5933035Abstract: A clock frequency multiplier with a rise detector flip-flop connected to a series of buffers having interspersed parallel output taps connected to a binary to Gray converter for providing real time rise status indications. The parallel tap outputs are connected to first, second and third multiplexers, to produce first and second fall outputs and a second rise output. The multiplexers are controlled by first, second and third corresponding tap circuits having hexadecimal inputs from a Gray to hexadecimal converter connected to the output of the binary to Gray converter through a flip-flop clocked by a second rise of the input clock signal.Type: GrantFiled: December 31, 1996Date of Patent: August 3, 1999Assignee: Cirrus Logic, Inc.Inventors: Daniel G. Bezzant, Joseph Chacko, Ramprasad Rangarajan, Nagina Naresh Shetty
-
Method and apparatus for interfacing between peripherals of multiple formats and a single system bus
Patent number: 5905885Abstract: A peripheral interface system and apparatus including a pair of integrated circuits, referred to as a system adapter and a socket controller, use a communication protocol, referred to as a windowed-interchip-communication protocol, to interface peripherals, such as PCMCIA cards or infrared devices, and other subsystems having different formats with a CPU system bus. The system adapter communicates to a hard disk drive subsystem using the ATA communication standards to interface an ATA hard disk drive with the CPU system bus. Communication between the system adapter and the socket controller, which communicates with PCMCIA peripheral cards and IR peripherals, is accomplished using the windowed-interchip-communication protocol which may share hardware resources with other communication protocols. Communication between the system adapter and the hard disk drive and between the system adapter and the socket controller may be provided on the same chain of a standard 40 signal ribbon cable.Type: GrantFiled: September 19, 1997Date of Patent: May 18, 1999Assignee: Cirrus Logic, Inc.Inventors: Bryan M. Richter, Stephen A. Smith, Daniel G. Bezzant, Kasturiraman Gopalaswamy, Suhas Anand Shetty, Arunachalam Vaidyanathan -
Patent number: 5812858Abstract: An apparatus for providing register compatibility between integrated circuits having different register and interrupt configurations is designed to operate with software that was written for previous hardware. Versions of software written for previous hardware attempt non-native register accesses for which the integrated circuit is designed to emulate the non-native register set. Versions of software specifically written for the present hardware attempt native register accesses for which no emulation is necessary. In the preferred embodiment only one physical register set is included on the integrated circuit and a compatibility engine is used when a non-native register access is attempted. The compatibility engine is coupled between a bus interface unit and the physical register set and allows a user or system designer to address a register set of another integrated circuit having a different configuration than the physical register set.Type: GrantFiled: September 25, 1996Date of Patent: September 22, 1998Assignee: Cirrus Logic, Inc.Inventors: Narasimha R. Nookala, Ashutosh S. Dikshit, Daniel G. Bezzant, Stephen A. Smith, Jihad Y. Abudayyeh, Arunachalam Vaidyanathan
-
Patent number: 5796981Abstract: An apparatus for providing register compatibility between integrated circuits having different register and interrupt configurations is designed to operate with software. Software may attempt non-native register accesses; the integrated circuit of the present invention will emulate a non-native register set. In the preferred embodiment only one physical register set is included on the integrated circuit and a compatibility engine is used when a non-native register access is attempted. The compatibility engine is coupled between a bus interface unit and the physical register set and allows a user or system designer to address a register set of another integrated circuit having a different configuration than the physical register set. The compatibility engine converts the address and maps the data bits of the emulated register into registers within the physical register set. Alternatively, two sets of registers can be physically included on the integrated circuit.Type: GrantFiled: September 16, 1994Date of Patent: August 18, 1998Assignee: Cirrus Logic, Inc.Inventors: Jihad Y. Abudayyeh, Ashutosh S. Dikshit, Daniel G. Bezzant, Stephen A. Smith, Narasimha R. Nookala, Arunachalam Vaidyanathan
-
Method and apparatus for interfacing between peripherals of multiple formats and a single system bus
Patent number: 5794014Abstract: A peripheral interface system and apparatus including a pair of integrated circuits, referred to as a system adapter and a socket controller, use a communication protocol, referred to as a windowed-interchip-communication protocol, to interface peripherals, such as PCMCIA cards or infrared devices, and other subsystems having different formats with a CPU system bus. The system adapter communicates to a hard disk drive subsystem using the ATA communication standards to interface an ATA hard disk drive with the CPU system bus. Communication between the system adapter and the socket controller, which communicates with PCMCIA peripheral cards and IR peripherals, is accomplished using the windowed-interchip-communication protocol which may share hardware resources with other communication protocols. Communication between the system adapter and the hard disk drive and between the system adapter and the socket controller may be provided on the same chain of a standard 40 signal ribbon cable.Type: GrantFiled: June 10, 1997Date of Patent: August 11, 1998Assignee: Cirrus Logic, Inc.Inventors: Suhas Anand Shetty, Daniel G. Bezzant -
Patent number: 5748034Abstract: A host adapter of a computer system includes combinational logic circuit eliminating both positive and negative-glitches from an input signal. The circuit comprises two NAND gates and two delay elements in one embodiment. The delay introduced by second delay element is twice that of the first delay element. The first delay element receives as input the input signal. The first NAND gate receives as inputs the input signal and the output of the first delay element. The second delay element receives as input the output of the first NAND gate. The second NAND gate receives as inputs the output of the first NAND gate and the output of the second delay element. The output of the second NAND gate comprises the input signal with both positive and negative glitches having a duration of less than the delay of the first delay element eliminated. In a second embodiment, the two NAND gates are replaced by two NOR gates.Type: GrantFiled: September 16, 1996Date of Patent: May 5, 1998Assignee: Cirrus Logic, Inc.Inventors: Venkateswarrao Ketineni, Daniel G. Bezzant
-
Method and apparatus for interfacing between peripherals of multiple formats and a single system bus
Patent number: 5727184Abstract: A peripheral interface system and apparatus including a pair of integrated circuits, referred to as a system adapter and a socket controller, use a communication protocol, referred to as a windowed-interchip-communication protocol, to interface peripherals, such as PCMCIA cards or infrared devices, and other subsystems having different formats with a CPU system bus. The system adapter communicates to a hard disk drive subsystem using the ATA communication standards to interface an ATA hard disk drive with the CPU system bus. Communication between the system adapter and the socket controller, which communicates with PCMCIA peripheral cards and IR peripherals, is accomplished using the windowed-interchip-communication protocol which may share hardware resources with other communication protocols. Communication between the system adapter and the hard disk drive and between the system adapter and the socket controller may be provided on the same chain of a standard 40 signal ribbon cable.Type: GrantFiled: June 27, 1994Date of Patent: March 10, 1998Assignee: Cirrus Logic, Inc.Inventors: Bryan M. Richter, Stephen A. Smith, Daniel G. Bezzant, Kasturiraman Gopalaswamy, Suhas Anand Shetty, Arunachalam Vaidyanathan -
Patent number: 5634075Abstract: A device for use in a computer system, particularly a personal computer (PC) which provides compatibility for a proposed ISA plug and play (PNP) standard. The device of the present invention is also backward compatible with non-PNP (legacy) PCs. Upon power-up, a device may initialize using default traditional or specification (ISA) values for I/O address, IRQ and DMA channels. If PNP activity by the host PC is detected by the device, the device is disabled, and awaits activation and I/O address, IRQ and DMA channel assignments from a host PC. If no PNP activity by a host PC is detected, the device continues to operate using default traditional or specification (ISA) I/O address, IRQ and DMA channels. The device of the present invention may be installed in PNP or legacy type PCs without reconfiguring hardware (e.g., DIP switches, jumpers or the like) in the device or installing new firmware, operating system, or applications software in a host PC.Type: GrantFiled: January 11, 1995Date of Patent: May 27, 1997Assignee: Cirrus Logic, Inc.Inventors: Stephen A. Smith, Suhas A. Shetty, Daniel G. Bezzant