Patents by Inventor Daniel J. FULFORD
Daniel J. FULFORD has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230359128Abstract: Aspects of the present disclosure provide a wafer processing device for optimizing wafer shape. For example, the wafer processing device can include a first hot plate, a second hot plate and a controller. The first hot plate can be configured to heat a wafer. For example, the first hot plate can provide uniform heating across a surface of the first hot plate. The second hot plate has multiple heating zones with each heating zone independently controllable such that each heating zone can be set to a temperature value independent of other heating zones. The controller is configured to control the first hot plate to provide the uniform heating, receive a bow measurement from wafer curvature measurement of a wafer, and set the multiple heating zones of the second hot plate to their respective temperature values that correspond to the bow measurement.Type: ApplicationFiled: February 21, 2023Publication date: November 9, 2023Applicant: Tokyo Electron LimitedInventors: Andrew WELOTH, Michael MURPHY, Daniel J. FULFORD, Steven GUECI, David C. CONKLIN
-
Publication number: 20230326738Abstract: Methods described herein address the chuck degradation challenge that can result in wafer distortion upon wafer coupling, leading to downstream fabrication issues. Techniques include actively monitoring wear of a chuck and counteracting chuck degradation by wafer shape manipulation to maintain an ideal working surface. Techniques include using chuck-based flatness metrology and/or modeling based on previous wafer level results and/or historical database of chuck wear information.Type: ApplicationFiled: October 17, 2022Publication date: October 12, 2023Applicant: Tokyo Electron LimitedInventors: Anthony R. SCHEPIS, Daniel J. FULFORD, David C. CONKLIN, Anton J. DEVILLIERS
-
Publication number: 20230251574Abstract: Aspects of the present disclosure provide a method for optimizing wafer shape. For example, the method can include receiving a wafer having a working surface for one or more devices to be fabricated thereon and a backside surface opposite to the working surface, measuring the wafer to identify bow measurement of the wafer, and forming a first stress-modification film on the backside surface. The first stress-modification film can be reactive to a first wavelength of light in that exposure to the first wavelength of light modifies an internal stress of the first stress-modification film. The method can further include exposing the first stress-modification film to a pattern of the first wavelength of light to modify the internal stress of the first stress-modification film. The pattern of the first wavelength of light corresponds to the bow measurement.Type: ApplicationFiled: August 18, 2022Publication date: August 10, 2023Applicant: Tokyo Electron LimitedInventors: Anthony R. SCHEPIS, Daniel J. FULFORD, Mark I. GARDNER, H. Jim FULFORD, Anton J. DEVILLIERS
-
Publication number: 20230251584Abstract: Aspects of the present disclosure provide a method for optimizing wafer shape. For example, the method can include receiving a wafer having a working surface for one or more devices to be fabricated thereon and a backside surface opposite to the working surface, measuring the wafer to identify bow measurement of the wafer, and forming a stress-modification film on the backside surface of the wafer. The stress-modification film can be reactive to heat such that applied heat modifies an internal stress of the stress-modification film. The method can also include applying a pattern of heat onto the stress-modification film to modify the internal stress of the stress-modification film, the pattern of heat corresponding to the bow measurement.Type: ApplicationFiled: August 17, 2022Publication date: August 10, 2023Applicant: Tokyo Electron LimitedInventors: Daniel J. FULFORD, Anthony R. SCHEPIS, Mark I. GARDNER, H. Jim FULFORD, Anton J. DEVILLIERS
-
Patent number: 11721551Abstract: Aspects of the present disclosure provide a method for forming a chiplet onto a semiconductor structure. For example, the method can include providing a first semiconductor structure having a first circuit and a first wiring structure formed on a first side thereof. The method can further include attaching the first side of the first semiconductor structure to a carrier substrate. The method can further include forming a stress film on a second side of the first semiconductor structure. The method can further include separating the carrier substrate from the first semiconductor structure. The method can further include cutting the stress film and the first semiconductor structure to define at least one chiplet. The method can further include bonding the at least one chiplet to a second semiconductor structure having a second circuit and a second wiring structure such that the second wiring structure is connected to the first wiring structure.Type: GrantFiled: September 13, 2021Date of Patent: August 8, 2023Assignee: Tokyo Electron LimitedInventors: Anton J. Devilliers, Daniel J. Fulford, Anthony R. Schepis, Mark I. Gardner, H. Jim Fulford
-
Patent number: 11688642Abstract: Aspects of the present disclosure provide a method for forming a chiplet onto a semiconductor structure. The method can include providing a first semiconductor structure having a first circuit and a first wiring structure formed on a first side thereof, and attaching the first side to a carrier substrate. The method can further include forming a composite of a first stress film and a second stress film on a second side of the first semiconductor structure, and separating the carrier substrate from the first semiconductor structure. The method can further include cutting the composite of the first stress film and the second stress film and the first semiconductor structure to define at least one chiplet, and bonding the at least one chiplet to a second semiconductor structure that has a second circuit and a second wiring structure such that the second wiring structure is connected to the first wiring structure.Type: GrantFiled: September 27, 2021Date of Patent: June 27, 2023Assignee: Tokyo Electron LimitedInventors: Anton J. Devilliers, Daniel J. Fulford, Anthony R. Schepis, Mark I. Gardner, H. Jim Fulford
-
Publication number: 20230161267Abstract: Aspects of the present disclosure provide a method for improving overlay alignment of patterning by correcting wafer shape. For example, the method can include receiving a wafer having a working surface with at least partially-fabricated semiconductor devices, and a backside surface opposite to the working surface. The method can also include forming a first stressor film on the backside surface. The first stressor film can modify overlay alignment of the working surface in a first direction across the working surface of the wafer. The method can also include forming one or more first semiconductor structures on the working surface of the wafer. The first semiconductor structures are aligned in the first direction.Type: ApplicationFiled: August 16, 2022Publication date: May 25, 2023Applicant: Tokyo Electron LimitedInventors: Daniel J. FULFORD, Anthony R. SCHEPIS, Mark I. GARDNER, Anton J. DEVILLIERS, H. Jim FULFORD
-
Publication number: 20220238380Abstract: Aspects of the present disclosure provide a method for forming a chiplet onto a semiconductor structure. The method can include providing a first semiconductor structure having a first circuit and a first wiring structure formed on a first side thereof, and attaching the first side to a carrier substrate. The method can further include forming a composite of a first stress film and a second stress film on a second side of the first semiconductor structure, and separating the carrier substrate from the first semiconductor structure. The method can further include cutting the composite of the first stress film and the second stress film and the first semiconductor structure to define at least one chiplet, and bonding the at least one chiplet to a second semiconductor structure that has a second circuit and a second wiring structure such that the second wiring structure is connected to the first wiring structure.Type: ApplicationFiled: September 27, 2021Publication date: July 28, 2022Applicant: Tokyo Electron LimitedInventors: Anton J. DEVILLIERS, Daniel J. FULFORD, Anthony R. SCHEPIS, Mark I. GARDNER, H. Jim FULFORD
-
Publication number: 20220238328Abstract: Aspects of the present disclosure provide a method for forming a chiplet onto a semiconductor structure. For example, the method can include providing a first semiconductor structure having a first circuit and a first wiring structure formed on a first side thereof. The method can further include attaching the first side of the first semiconductor structure to a carrier substrate. The method can further include forming a stress film on a second side of the first semiconductor structure. The method can further include separating the carrier substrate from the first semiconductor structure. The method can further include cutting the stress film and the first semiconductor structure to define at least one chiplet. The method can further include bonding the at least one chiplet to a second semiconductor structure having a second circuit and a second wiring structure such that the second wiring structure is connected to the first wiring structure.Type: ApplicationFiled: September 13, 2021Publication date: July 28, 2022Applicant: Tokyo Electron LimitedInventors: Anton J. DEVILLIERS, Daniel J. FULFORD, Anthony R. SCHEPIS, Mark I. GARDNER, H. Jim FULFORD