Patents by Inventor Daniel N. Sobieski
Daniel N. Sobieski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220230972Abstract: Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.Type: ApplicationFiled: April 6, 2022Publication date: July 21, 2022Inventors: Digvijay A. RAORANE, Ian En Yoon CHIN, Daniel N. SOBIESKI
-
Patent number: 11322457Abstract: Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.Type: GrantFiled: April 15, 2020Date of Patent: May 3, 2022Assignee: Intel CorporationInventors: Digvijay A. Raorane, Ian En Yoon Chin, Daniel N. Sobieski
-
Publication number: 20200251426Abstract: Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.Type: ApplicationFiled: April 15, 2020Publication date: August 6, 2020Inventors: Digvijay A. RAORANE, Ian En Yoon CHIN, Daniel N. SOBIESKI
-
Patent number: 10658307Abstract: Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.Type: GrantFiled: April 9, 2018Date of Patent: May 19, 2020Assignee: Intel CorporationInventors: Digvijay A. Rorane, Ian En Yoon Chin, Daniel N. Sobieski
-
Patent number: 10494700Abstract: Microelectronic substrates having copper alloy conductive routes to reduce warpage due to differing coefficient of thermal expansion of the components used to form the microelectronic substrates. In one embodiment, the conductive routes of the microelectronic substrate may comprise an alloy of copper and an alloying metal of tungsten, molybdenum, or a combination thereof. In another embodiment, the conductive routes of the microelectronic substrate may comprise an alloy of copper, an alloying metal of tungsten, molybdenum, or a combination thereof, and a co-deposition metal of nickel, cobalt, iron, or a combination thereof. In still another embodiment, the copper alloy conductive routes may have copper concentrations which are graded therethrough, which may enable better pattern formation during a subtractive etching process used to form the copper alloy conductive routes.Type: GrantFiled: August 10, 2017Date of Patent: December 3, 2019Assignee: Intel CorporationInventors: Robert A. May, Sri Ranga Sai Boyapati, Amruthavalli P. Alur, Daniel N. Sobieski
-
Patent number: 10375832Abstract: An apparatus including a die including a device side with contact points and lateral sidewalls defining a thickness of the die; a build-up carrier coupled to the die, the build-up carrier including a plurality of alternating layers of patterned conductive material and insulating material, wherein at least one of the layers of patterned conductive material is coupled to one of the contact points of the die; and an interference shield including a conductive material disposed on the die and a portion of the build-up carrier. The apparatus may be connected to a printed circuit board. A method including forming a build-up carrier adjacent a device side of a die including a plurality of alternating layers of patterned conductive material and insulating material; and forming a interference shield on a portion of the build-up carrier.Type: GrantFiled: December 1, 2015Date of Patent: August 6, 2019Assignee: Intel CorporationInventors: Digvijay A. Raorane, Kemal Aygun, Daniel N. Sobieski, Drew W. Delaney
-
Publication number: 20180301423Abstract: Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.Type: ApplicationFiled: April 9, 2018Publication date: October 18, 2018Inventors: Digvijay A. RORANE, Ian En Yoon CHIN, Daniel N. SOBIESKI
-
Patent number: 10103037Abstract: Microelectronic systems encapsulated in a stretchable/flexible material, which is skin/bio-compatible and able to withstand environmental conditions. In one embodiment of the present description, the microelectronic system includes a microelectronic device that is substantially encapsulated in a non-permeable encapsulant, such as, butyl rubbers, ethylene propylene rubbers, fluoropolymer elastomers, or combinations thereof. In another embodiment, the microelectronic system includes a microelectronic device that is substantially encapsulated in a permeable encapsulant, such as polydimethylsiloxane, wherein a non-permeable encapsulant substantially encapsulates the permeable encapsulant.Type: GrantFiled: May 9, 2014Date of Patent: October 16, 2018Assignee: Intel CorporationInventors: Aleksandar Aleksov, Dilan Seneviratne, Charavana K. Gurumurthy, Ching-Ping J. Shen, Daniel N. Sobieski
-
Patent number: 10070537Abstract: Embodiments of the present disclosure are directed towards techniques and configurations for formation of a dielectric with a smooth surface. In one embodiment, a method includes providing a dielectric with first and second surfaces, a conductive feature formed on the first surface, and a laminate applied to the second surface, curing the second surface while the laminate remains applied, and removing the laminate. Other embodiments may be described and/or claimed.Type: GrantFiled: March 9, 2016Date of Patent: September 4, 2018Assignee: INTEL CORPORATIONInventors: Deepak Arora, Daniel N. Sobieski, Dilan Seneviratne, Ebrahim Andideh, James C. Meyer
-
Patent number: 9941219Abstract: Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.Type: GrantFiled: September 19, 2014Date of Patent: April 10, 2018Assignee: Intel CorporationInventors: Digvijay A. Rorane, Ian En Yoon Chin, Daniel N. Sobieski
-
Patent number: 9941054Abstract: An embedded thin film capacitor and methods of its fabrication are disclosed. The embedded thin film capacitor includes two conductive plates separated by a dielectric layer. In embodiments, the capacitor is enclosed within a package substrate. A method of forming the embedded thin film capacitor includes forming a first insulating layer on a bottom plate and a first trace. A first opening is then formed in a first insulating layer to expose a first region of a bottom plate. An adhesive layer is then formed on the first insulating layer and on top of the exposed first region of the bottom plate. A second opening is formed through the insulating layer and the first insulating layer to expose a second region of the bottom plate. A top plate is formed within the first opening and a via is formed within the second opening.Type: GrantFiled: July 19, 2016Date of Patent: April 10, 2018Assignee: Intel CorporationInventors: Robert L. Sankman, Daniel N. Sobieski, Sri Ranga Sai Boyapati
-
Patent number: 9899311Abstract: A hybrid pitch package includes a standard package pitch zone of the package having only standard package pitch sized features that is adjacent to a smaller processor pitch sized zone of the package having smaller processor pitch sized features. The package may be formed by obtaining a package having standard package pitch sized features (such as from another location or a package processing facility), forming a protective mask over a standard package pitch zone of the package that is adjacent to a smaller processor pitch sized zone on the package, and then forming smaller processor pitch sized features (such as contacts, traces and interconnects) in the smaller processor pitch sized zone at a chip fabrication processing facility. The smaller processor pitch sized features can be directly connected to (thus reducing the package connection area needed) a chip or device having processor pitch sized features (e.g., exposed contacts).Type: GrantFiled: December 6, 2016Date of Patent: February 20, 2018Assignee: Intel CorporationInventors: Mathew J. Manusharow, Daniel N. Sobieski, Mihir K. Roy, William J. Lambert
-
Publication number: 20170362684Abstract: Microelectronic substrates having copper alloy conductive routes to reduce warpage due to differing coefficient of thermal expansion of the components used to form the microelectronic substrates. In one embodiment, the conductive routes of the microelectronic substrate may comprise an alloy of copper and an alloying metal of tungsten, molybdenum, or a combination thereof. In another embodiment, the conductive routes of the microelectronic substrate may comprise an alloy of copper, an alloying metal of tungsten, molybdenum, or a combination thereof, and a co-deposition metal of nickel, cobalt, iron, or a combination thereof. In still another embodiment, the copper alloy conductive routes may have copper concentrations which are graded therethrough, which may enable better pattern formation during a subtractive etching process used to form the copper alloy conductive routes.Type: ApplicationFiled: August 10, 2017Publication date: December 21, 2017Applicant: INTEL CORPORATIONInventors: Robert A. May, Sri Ranga Sai Boyapati, Amruthavalli P. Alur, Daniel N. Sobieski
-
Patent number: 9758845Abstract: Microelectronic substrates having copper alloy conductive routes to reduce warpage due to differing coefficient of thermal expansion of the components used to form the microelectronic substrates. In one embodiment, the conductive routes of the microelectronic substrate may comprise an alloy of copper and an alloying metal of tungsten, molybdenum, or a combination thereof. In another embodiment, the conductive routes of the microelectronic substrate may comprise an alloy of copper, an alloying metal of tungsten, molybdenum, or a combination thereof, and a co-deposition metal of nickel, cobalt, iron, or a combination thereof. In still another embodiment, the copper alloy conductive routes may have copper concentrations which are graded therethrough, which may enable better pattern formation during a subtractive etching process used to form the copper alloy conductive routes.Type: GrantFiled: December 9, 2014Date of Patent: September 12, 2017Assignee: Intel CorporationInventors: Robert A. May, Sri Ranga Sai Boyapati, Amruthavalli P. Alur, Daniel N. Sobieski
-
Patent number: 9633938Abstract: A hybrid pitch package includes a standard package pitch zone of the package having only standard package pitch sized features that is adjacent to a smaller processor pitch sized zone of the package having smaller processor pitch sized features. The package may be formed by obtaining a package having standard package pitch sized features (such as from another location or a package processing facility), forming a protective mask over a standard package pitch zone of the package that is adjacent to a smaller processor pitch sized zone on the package, and then forming smaller processor pitch sized features (such as contacts, traces and interconnects) in the smaller processor pitch sized zone at a chip fabrication processing facility. The smaller processor pitch sized features can be directly connected to (thus reducing the package connection area needed) a chip or device having processor pitch sized features (e.g., exposed contacts).Type: GrantFiled: September 25, 2015Date of Patent: April 25, 2017Assignee: Intel CorporationInventors: Mathew J. Manusharow, Daniel N. Sobieski, Mihir K. Roy, William J. Lambert
-
Publication number: 20170092575Abstract: A hybrid pitch package includes a standard package pitch zone of the package having only standard package pitch sized features that is adjacent to a smaller processor pitch sized zone of the package having smaller processor pitch sized features. The package may be formed by obtaining a package having standard package pitch sized features (such as from another location or a package processing facility), forming a protective mask over a standard package pitch zone of the package that is adjacent to a smaller processor pitch sized zone on the package, and then forming smaller processor pitch sized features (such as contacts, traces and interconnects) in the smaller processor pitch sized zone at a chip fabrication processing facility. The smaller processor pitch sized features can be directly connected to (thus reducing the package connection area needed) a chip or device having processor pitch sized features (e.g., exposed contacts).Type: ApplicationFiled: December 6, 2016Publication date: March 30, 2017Inventors: Mathew J. Manusharow, Daniel N. Sobieski, Mihir K. Roy, William J. Lambert
-
Publication number: 20170092573Abstract: A hybrid pitch package includes a standard package pitch zone of the package having only standard package pitch sized features that is adjacent to a smaller processor pitch sized zone of the package having smaller processor pitch sized features. The package may be formed by obtaining a package having standard package pitch sized features (such as from another location or a package processing facility), forming a protective mask over a standard package pitch zone of the package that is adjacent to a smaller processor pitch sized zone on the package, and then forming smaller processor pitch sized features (such as contacts, traces and interconnects) in the smaller processor pitch sized zone at a chip fabrication processing facility. The smaller processor pitch sized features can be directly connected to (thus reducing the package connection area needed) a chip or device having processor pitch sized features (e.g., exposed contacts).Type: ApplicationFiled: September 25, 2015Publication date: March 30, 2017Inventors: Mathew J. MANUSHAROW, Daniel N. SOBIESKI, Mihir K. ROY, William J. LAMBERT
-
Patent number: 9520350Abstract: Bumpless build-up layer (BBUL) semiconductor packages with ultra-thin dielectric layers are described. For example, an apparatus includes a semiconductor die including an integrated circuit having a plurality of external conductive bumps. A semiconductor package houses the semiconductor die. The semiconductor package includes a dielectric layer disposed above the plurality of external conductive bumps. A conductive via is disposed in the dielectric layer and coupled to one of the plurality of conductive bumps. A conductive line is disposed on the dielectric layer and coupled to the conductive via.Type: GrantFiled: March 13, 2013Date of Patent: December 13, 2016Assignee: Intel CorporationInventors: Weng Hong Teh, Emile Davies-Venn, Ebrahim Andideh, Digvijay A. Raorane, Daniel N. Sobieski
-
Patent number: 9505610Abstract: Techniques and mechanisms for providing precisely fabricated structures of a semiconductor package. In an embodiment, a build-up carrier of the semiconductor package includes a layer of porous dielectric material. Seed copper and plated copper is disposed on the layer of porous dielectric material. Subsequent etching is performed to remove copper adjacent to the layer of porous dielectric material, forming a gap separating a suspended portion of a MEMS structure from the layer of porous dielectric material. In another embodiment, the semiconductor package includes a copper structure disposed between portions of an insulating layer or portions of a layer of silicon nitride material. The layer of silicon nitride material couples the insulating layer to another insulating layer. One or both of the insulating layers are each protected from desmear processing with a respective release layer structure.Type: GrantFiled: September 25, 2013Date of Patent: November 29, 2016Assignee: Intel CorporationInventors: Weng Hong Teh, Tarek A Ibrahim, Sarah K Haney, Daniel N Sobieski, Parshuram B Zantye, Chad E Mair, Telesphor Kamgaing
-
Publication number: 20160329153Abstract: An embedded thin film capacitor and methods of its fabrication are disclosed. The embedded thin film capacitor includes two conductive plates separated by a dielectric layer. In embodiments, the capacitor is enclosed within a package substrate. A method of forming the embedded thin film capacitor includes forming a first insulating layer on a bottom plate and a first trace. A first opening is then formed in a first insulating layer to expose a first region of a bottom plate. An adhesive layer is then formed on the first insulating layer and on top of the exposed first region of the bottom plate. A second opening is formed through the insulating layer and the first insulating layer to expose a second region of the bottom plate. A top plate is formed within the first opening and a via is formed within the second opening.Type: ApplicationFiled: July 19, 2016Publication date: November 10, 2016Inventors: Robert L. Sankman, Daniel N. SOBIESKI, Sri Ranga Sai BOYAPATI