Abstract: An apparatus for transferring data blocks of variable lengths between intaces of different widths. The apparatus includes a series memory of the first-in, first-out type (FIFO) and an interface means at the input and output of the series memory. The interface means has a first means for storage of input data words and a second means for storage of output data words, the two storage means being of different storage capacity. Means are included for signalling to external devices when the first storage means and the series memory are empty and ready to receive data. Means are also included for controlling in response to an external signal the width of the output data words.

Abstract: A method for storing a binary signal in a high speed flip-flop memory. The apparatus includes a clock signal selecting device connected to control a pair of memory elements in cascade. Data is introduced into the first memory element under the control of a first control signal from the clock signal selecting device and is transferred to the second memory element under the control of a second control signal from the clock signal selecting device. A single output of a clock pulse generator is applied via parallel lines, one of which includes a delay element, to a logic gate to provide spaced time pulses which are applied to the clock signal selecting device. The clock signal selecting device includes a pair of two input AND gates, each of which are connected to receive at one input the spaced time pulses and at the second input a clock signal selecting signal derived from the output of a JK flip-flop having its sync input connected to receive the spaced time pulses.

Abstract: A high capacity associative read/write memory is provided which includes storage means which can be read from or written into and having memory units of equal capacity each containing an equal and predetermined number of levels. Addressing means are coupled to the memory for addressing the data locations in the memory. A first comparator compares the content of the memory addressed (the data descriptor word) with the words read from the associative memory and a second comparator compares the content of the words read from the associative memory with the content of a descriptor containing the memory word to be invalidated. The number of comparators is equal to twice the number of memory levels multiplied by the number of memory units and is independent of the capacity of the memory. The outputs of the comparators are multiplexed to enable it to be used in the normal mode or in an associative mode.

Abstract: A high capacity associative read/write memory is provided which includes storage means which can be read from or written into and having memory units of equal capacity each containing an equal and predetermined number of levels. Addressing means are connected to the storage means to select storage levels in each memory unit and to select the required memory location on the selected level. Associative means connected to the storage means consists of a plurality of comparators equal in number to the number of levels in each memory unit multiplied by the number of memory units. The comparators perform a comparison between the content of a data descriptor at the input to the associative memory and the content of the information read from the memory on the selected level.