Patents by Inventor Darius Bunandar
Darius Bunandar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220366308Abstract: Methods and apparatus for training a matrix-based differentiable program using a photonics-based processor. The matrix-based differentiable program includes at least one matrix-valued variable associated with a matrix of values in a Euclidean vector space. The method comprises configuring components of the photonics-based processor to represent the matrix of values as an angular representation, processing, using the components of the photonics-based processor, training data to compute an error vector, determining in parallel, at least some gradients of parameters of the angular representation, wherein the determining is based on the error vector and a current input training vector, and updating the matrix of values by updating the angular representation based on the determined gradients.Type: ApplicationFiled: July 13, 2022Publication date: November 17, 2022Applicant: Lightmatter, Inc.Inventors: Tomo Lazovich, Darius Bunandar, Nicholas C. Harris, Martin B.Z. Forsythe
-
Patent number: 11494541Abstract: Aspects relate to a photonic processing system, an integrated circuit, and a method of operating an integrated circuit to control components to modulate optical signals. A photonic processing system, comprising: a photonic integrated circuit comprising: a first electrically-controllable photonic component electrically coupling an input pin to a first output pin; and a second electrically-controllable photonic component electrically coupling the input pin to a second output pin.Type: GrantFiled: January 14, 2021Date of Patent: November 8, 2022Assignee: Lightmatter, Inc.Inventors: Carl Ramey, Darius Bunandar, Nicholas C. Harris
-
Patent number: 11475367Abstract: Methods and apparatus for training a matrix-based differentiable program using a photonics-based processor. The matrix-based differentiable program includes at least one matrix-valued variable associated with a matrix of values in a Euclidean vector space. The method comprises configuring components of the photonics-based processor to represent the matrix of values as an angular representation, processing, using the components of the photonics-based processor, training data to compute an error vector, determining in parallel, at least some gradients of parameters of the angular representation, wherein the determining is based on the error vector and a current input training vector, and updating the matrix of values by updating the angular representation based on the determined gradients.Type: GrantFiled: June 29, 2020Date of Patent: October 18, 2022Assignee: Lightmatter, Inc.Inventors: Tomo Lazovich, Darius Bunandar, Nicholas C. Harris, Martin B. Z. Forsythe
-
Publication number: 20220261645Abstract: Methods and systems for training neural networks using low-bitwidth accelerators are described. The methods described herein use moment-penalization functions. For example, a method comprises producing a modified data set by training a neural network using a moment-penalization function and the data set. The moment-penalization function is configured to penalize a moment associated with the neural network. Training the neural network in turn comprises quantizing the data set to obtain a fixed-point data set so that the fixed-point data set represents the data set in a fixed-point representation, and passing the fixed-point data set through an analog accelerator. The inventors have recognized that training a neural network using a modified objective function augments the accuracy and robustness of the neural network notwithstanding the use of low-bitwidth accelerators.Type: ApplicationFiled: February 15, 2022Publication date: August 18, 2022Applicant: Lightmatter, Inc.Inventors: Nicholas Dronen, Tyler J. Kenney, Tomo Lazovich, Ayon Basumallik, Darius Bunandar
-
Patent number: 11398871Abstract: Systems and methods for performing signed matrix operations using a linear photonic processor are provided. The linear photonic processor is formed as an array of first amplitude modulators and second amplitude modulators, the first amplitude modulators configured to encode elements of a vector into first optical signals and the second amplitude modulators configured to encode a product between the vector elements and matrix elements into second optical signals. An apparatus may be used to implement a signed value of an output of the linear processor. The linear photonic processor may be configured to perform matrix-vector and/or matrix-matrix operations.Type: GrantFiled: July 28, 2020Date of Patent: July 26, 2022Assignee: Lightmatter, Inc.Inventors: Darius Bunandar, Nicholas C. Harris, Michael Gould, Carl Ramey, Tomo Lazovich
-
Publication number: 20220229634Abstract: A photonic processor uses light signals and a residue number system (RNS) to perform calculations. The processor sums two or more values by shifting the phase of a light signal with phase shifters and reading out the summed phase with a coherent detector. Because phase winds back every 2? radians, the photonic processor performs addition modulo 2?. A photonic processor may use the summation of phases to perform dot products and correct erroneous residues. A photonic processor may use the RNS in combination with a positional number system (PNS) to extend the numerical range of the photonic processor, which may be used to accelerate homomorphic encryption (HE)-based deep learning.Type: ApplicationFiled: December 6, 2021Publication date: July 21, 2022Applicant: Lightmatter, Inc.Inventors: Eric Hein, Ayon Basumallik, Nicholas C. Harris, Darius Bunandar, Cansu Demirkiran
-
Publication number: 20220172052Abstract: Described herein are techniques of training a machine learning model and performing inference using an analog processor. Some embodiments mitigate the loss in performance of a machine learning model resulting from a lower precision of an analog processor by using an adaptive block floating-point representation of numbers for the analog processor. Some embodiments mitigate the loss in performance of a machine learning model due to noise that is present when using an analog processor. The techniques involve training the machine learning model such that it is robust to noise.Type: ApplicationFiled: November 29, 2021Publication date: June 2, 2022Applicant: Lightmatter, Inc.Inventors: Darius Bunandar, Ludmila Levkova, Nicholas Dronen, Lakshmi Nair, David Widemann, David Walter, Martin B.Z. Forsythe, Tomo Lazovich, Ayon Basumallik, Nicholas C. Harris
-
Publication number: 20220156469Abstract: Parallelization and pipelining techniques that can be applied to multi-core analog accelerators are described. The techniques descried herein improve performance of matrix multiplication (e.g., tensor-tensor multiplication, matrix-matrix multiplication or matrix-vector multiplication). The parallelization and pipelining techniques developed by the inventors and described herein focus on maintaining a high utilization of the processing cores. A representative processing systemin includes an analog accelerator, a digital processor, and a controller. The controller is configured to control the analog accelerator to output data using linear operations and to control the digital processor to perform non-linear operations based on the output data.Type: ApplicationFiled: November 15, 2021Publication date: May 19, 2022Applicant: Lightmatter, Inc.Inventors: Gongyu Wang, Cansu Demirkiran, Nicholas Moore, Ayon Basumallik, Darius Bunandar
-
Publication number: 20220147280Abstract: Aspects of the present disclosure are directed to an efficient data transfer strategy in which data transfer is scheduled based on a prediction of the internal memory utilization due to computational workload throughout its runtime. According to one aspect, the DMA transfer may be performed opportunistically: whenever internal buffer memory is available and the additional internal memory usage due to DMA transfer isn't interfering with the processor's ability to complete the workload. In some embodiments, an opportunistic transfer schedule may be found by solving an optimization problem.Type: ApplicationFiled: November 9, 2021Publication date: May 12, 2022Applicant: Lightmatter, Inc.Inventors: Darius Bunandar, Cansu Demirkiran, Gongyu Wang, Nicholas Moore, Ayon Basumallik
-
Publication number: 20220100973Abstract: Techniques for computing matrix operations for arbitrarily large matrices on a finite-sized hybrid analog-digital matrix processor are described. Techniques for gain adjustment in a finite-sized hybrid analog-digital matrix processor are described which enable the system to obtain higher energy efficiencies, greater physical density and improved numerical accuracy. In some embodiments, these techniques enable maximization of the predictive accuracy of a GEMM-based convolutional neural network using low-precision data representations.Type: ApplicationFiled: December 8, 2021Publication date: March 31, 2022Applicant: Lightmatter, Inc.Inventors: Tyler J. Kenney, Martin B. Z. Forsythe, Tomo Lazovich, Darius Bunandar
-
Publication number: 20220094443Abstract: Aspects relate to a photonic processing system, a photonic processor, and a method of performing matrix-vector multiplication. An optical encoder may encode an input vector into a first plurality of optical signals. A photonic processor may receive the first plurality of optical signals; perform a plurality of operations on the first plurality of optical signals, the plurality of operations implementing a matrix multiplication of the input vector by a matrix; and output a second plurality of optical signals representing an output vector. An optical receiver may detect the second plurality of optical signals and output an electrical digital representation of the output vector.Type: ApplicationFiled: December 1, 2021Publication date: March 24, 2022Applicant: Lightmatter, Inc.Inventors: Darius Bunandar, Nicholas C. Harris, Carl Ramey
-
Publication number: 20220043474Abstract: Systems and methods for performing matrix operations using a path-number balanced optical network are provided. The optical network is formed as an array including active optical components and passive optical components arranged at a substantially central location of the array. The optical network includes at least NM active optical components which are used to implement a first matrix of any size N×M by embedding the first matrix in a second matrix of a larger size. The optical network performs matrix-vector and matrix-matrix operations by propagating one or more pluralities of optical signals corresponding to an input vector through the optical network.Type: ApplicationFiled: October 21, 2021Publication date: February 10, 2022Applicant: Lightmatter, Inc.Inventors: Darius Bunandar, Martin B.Z. Forsythe, Michael Gould, Tomo Lazovich
-
Publication number: 20220036185Abstract: A training system for training a machine learning model such as a neural network may have a different configuration and/or hardware components than a target device that employs the trained neural network. For example, the training system may use a higher precision format to represent neural network parameters than the target device. In another example, the target device may use analog and digital processing hardware to compute an output of the neural network whereas the training system may have used only digital processing hardware to train the neural network. The difference in configuration and/or hardware components of the target device may introduce quantization error into parameters of the neural network, and thus affect performance of the neural network on the target device. Described herein is a training system that trains a neural network for use on a target device that reduces loss in performance resulting from quantization error.Type: ApplicationFiled: July 30, 2021Publication date: February 3, 2022Applicant: Lightmatter, Inc.Inventors: Nicholas Dronen, Tomo Lazovich, Ayon Basumallik, Darius Bunandar
-
Publication number: 20220029730Abstract: Systems and methods for increasing throughput of a photonic processor by using photonic degrees of freedom (DOF) are provided. The photonic processor includes a multiplexer configured to multiplex, using at least one photonic DOF, multiple encoded optical signals into a multiplexed optical signal. The photonic processor also includes a detector coupled to an output of an optical path including the multiplexer, the detector being configured to generate a first current based on the multiplexed optical signal or a demultiplexed portion of the multiplexed optical signal. The photonic processor further includes a modulator coupled to and output of the detector, the modulator being configured to generate a second current by modulating the first current.Type: ApplicationFiled: July 23, 2021Publication date: January 27, 2022Applicant: Lightmatter, Inc.Inventors: Darius Bunandar, Michael Gould, Nicholas C. Harris, Carl Ramey
-
Patent number: 11218227Abstract: Aspects relate to a photonic processing system, a photonic processor, and a method of performing matrix-vector multiplication. An optical encoder may encode an input vector into a first plurality of optical signals. A photonic processor may receive the first plurality of optical signals; perform a plurality of operations on the first plurality of optical signals, the plurality of operations implementing a matrix multiplication of the input vector by a matrix; and output a second plurality of optical signals representing an output vector. An optical receiver may detect the second plurality of optical signals and output an electrical digital representation of the output vector.Type: GrantFiled: August 6, 2020Date of Patent: January 4, 2022Assignee: Lightmatter, Inc.Inventors: Darius Bunandar, Nicholas C. Harris, Carl Ramey
-
Publication number: 20210405682Abstract: Hybrid analog-digital processing systems are described. An example of a hybrid analog-digital processing system includes photonic accelerator configured to perform matrix-vector multiplication using light. The photonic accelerator exhibits a frequency response having a first bandwidth (e.g., less than 3 GHz). The hybrid analog-digital processing system further includes a plurality of analog-to-digital converters (ADCs) coupled to the photonic accelerator, and a plurality of digital equalizers coupled to the plurality of ADCs, wherein the digital equalizers are configured to set a frequency response of the hybrid analog-digital processing system to a second bandwidth greater than the first bandwidth.Type: ApplicationFiled: June 25, 2021Publication date: December 30, 2021Applicant: Lightmatter, Inc.Inventors: Michael Gould, Carl Ramey, Nicholas C. Harris, Darius Bunandar
-
Patent number: 11209856Abstract: Systems and methods for performing matrix operations using a path-number balanced optical network are provided. The optical network is formed as an array including active optical components and passive optical components arranged at a substantially central location of the array. The optical network includes at least NM active optical components which are used to implement a first matrix of any size N×M by embedding the first matrix in a second matrix of a larger size. The optical network performs matrix-vector and matrix-matrix operations by propagating one or more pluralities of optical signals corresponding to an input vector through the optical network.Type: GrantFiled: February 24, 2020Date of Patent: December 28, 2021Assignee: Lightmatter, Inc.Inventors: Darius Bunandar, Martin B. Z. Forsythe, Michael Gould, Tomo Lazovich
-
Publication number: 20210365240Abstract: Photonic processors are described. The photonic processors described herein are configured to perform matrix-matrix (e.g., matrix-vector) multiplication. Some embodiments relate to photonic processors arranged according to a dual-rail architecture, in which numeric values are encoded in the difference between a pair optical signals (e.g., in the difference between the powers of the optical signals). Relative to other architectures, these photonic processors exhibit increased immunity to noise. Some embodiments relate to photonic processors including modulatable detector-based multipliers. Modulatable detectors are detectors designed so that the photocurrent can be modulated according to an electrical control signal. Photonic processors designed using modulatable detector-based multipliers are significantly more compact than other types of photonic processors.Type: ApplicationFiled: August 10, 2021Publication date: November 25, 2021Applicant: Lightmatter, Inc.Inventors: Nicholas C. Harris, Darius Bunandar, Michael Gould, Carl Ramey, Shashank Gupta, Carlos Dorta-Quinones
-
Patent number: 11169780Abstract: Photonic processors are described. The photonic processors described herein are configured to perform matrix-matrix (e.g., matrix-vector) multiplication. Some embodiments relate to photonic processors arranged according to a dual-rail architecture, in which numeric values are encoded in the difference between a pair optical signals (e.g., in the difference between the powers of the optical signals). Relative to other architectures, these photonic processors exhibit increased immunity to noise. Some embodiments relate to photonic processors including modulatable detector-based multipliers. Modulatable detectors are detectors designed so that the photocurrent can be modulated according to an electrical control signal. Photonic processors designed using modulatable detector-based multipliers are significantly more compact than other types of photonic processors.Type: GrantFiled: November 23, 2020Date of Patent: November 9, 2021Assignee: Lightmatter, Inc.Inventors: Nicholas C. Harris, Darius Bunandar, Michael Gould, Carl Ramey, Shashank Gupta, Carlos Dorta-Quinones
-
Publication number: 20210333818Abstract: Photonic processors are described. The photonic processors described herein are configured to perform matrix multiplications (e.g., matrix vector multiplications). Matrix multiplications are broken down in scalar multiplications and scalar additions. Some embodiments relate to devices for performing scalar additions in the optical domain. One optical adder, for example, includes an interferometer having a plurality of phase shifters and a coherent detector. Leveraging the high-speed characteristics of these optical adders, some processors are sufficiently fast to support clocks in the tens of gigahertz of frequency, which represent a significant improvement over conventional electronic processors.Type: ApplicationFiled: April 26, 2021Publication date: October 28, 2021Applicant: Lightmatter, Inc.Inventors: Nicholas C. Harris, Anthony Kopa, Carl Ramey, Darius Bunandar, Michael Gould