Patents by Inventor Darrell E Tinker
Darrell E Tinker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10146506Abstract: This invention is multiply-accumulate circuit supporting a load of the accumulator. During multiply-accumulate operation a partial product generator forms partial produces from the product inputs. An adder tree sums the partial product and the accumulator value. The sum is stored back in the accumulator overwriting the prior value. During load operation an input gate forces one of the product inputs to all 0's. Thus the partial product generator generates partial products corresponding to a zero product. The adder tree adds this zero product to the external load value. The sum, which corresponds to the external load value is stored back in the accumulator overwriting the prior value. A multiplexer at the side input of the adder tree selects the accumulator value for normal operation or the external load value for load operation.Type: GrantFiled: November 11, 2015Date of Patent: December 4, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Darrell E. Tinker, Keerthinarayan Heragu
-
Patent number: 9672192Abstract: This invention is a FFT butterfly circuit. This circuit includes four temporary data registers connected to three memories. The three memories include read/write X and Y memories and a read only twiddle coefficient memory. A multiplier-accumulator forms a product and accumulates the product with one of two accumulator registers. A register file with plural registers is loaded from one of the accumulator registers or the fourth temporary data register. An adder/subtracter forms a selected one of a sum of registers or a difference of registers. A write buffer with two buffers temporarily stores data from the adder/subtracter before storage in the first or second memory. The X and Y memories must be read/write but the twiddle memory may be read only.Type: GrantFiled: November 11, 2015Date of Patent: June 6, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Darrell E. Tinker, Keerthinarayan Heragu
-
Publication number: 20160132461Abstract: This invention is a FFT butterfly circuit. This circuit includes four temporary data registers connected to three memories. The three memories include read/write X and Y memories and a read only twiddle coefficient memory. A multiplier-accumulator forms a product and accumulates the product with one of two accumulator registers. A register file with plural registers is loaded from one of the accumulator registers or the fourth temporary data register. An adder/subtracter forms a selected one of a sum of registers or a difference of registers. A write buffer with two buffers temporarily stores data from the adder/subtracter before storage in the first or second memory. The X and Y memories must be read/write but the twiddle memory may be read only.Type: ApplicationFiled: November 11, 2015Publication date: May 12, 2016Inventors: Darrell E. Tinker, Keerthinarayan Heragu
-
Publication number: 20160132295Abstract: This invention is multiply-accumulate circuit supporting a load of the accumulator. During multiply-accumulate operation a partial product generator forms partial produces from the product inputs. An adder tree sums the partial product and the accumulator value. The sum is stored back in the accumulator overwriting the prior value. During load operation an input gate forces one of the product inputs to all 0's. Thus the partial product generator generates partial products corresponding to a zero product. The adder tree adds this zero product to the external load value. The sum, which corresponds to the external load value is stored back in the accumulator overwriting the prior value. A multiplexer at the side input of the adder tree selects the accumulator value for normal operation or the external load value for load operation.Type: ApplicationFiled: November 11, 2015Publication date: May 12, 2016Inventors: Darrell E. Tinker, Keerthinarayan Heragu
-
Patent number: 7729461Abstract: An audio processor is disclosed and includes a sample rate converter and a digital phase-locked-loop module in communication with the sample rate converter. The sample rate converter includes a plurality of digital filters, and the digital phase locked loop module includes a phase accumulator having an initialization value determined based at least partially on a filter sequence address associated with the plurality of filters.Type: GrantFiled: December 22, 2006Date of Patent: June 1, 2010Assignee: Sigmatel, Inc.Inventor: Darrell E. Tinker
-
Publication number: 20080152055Abstract: An audio processor is disclosed and includes a sample rate converter and a digital phase-locked-loop module in communication with the sample rate converter. The sample rate converter includes a plurality of digital filters, and the digital phase locked loop module includes a phase accumulator having an initialization value determined based at least partially on a filter sequence address associated with the plurality of filters.Type: ApplicationFiled: December 22, 2006Publication date: June 26, 2008Applicant: SIGMATEL, INC.Inventor: Darrell E. Tinker
-
Patent number: 7221725Abstract: A host interface includes transition detection circuitry, transition phase averaging circuitry, and bit stream sampling circuitry. The transition detection circuitry receives an incoming bit stream and a reference clock signal and detects transitions of the incoming bit stream with respect to the reference clock signal. The transition detection circuitry also determines relative phases of the transitions with respect to the reference clock signal. The transition phase averaging circuitry determines an average relative phase of the detected transitions with respect to the reference clock signal and also determines, based upon the average relative phase of the detected transitions with respect to the reference clock signal, a sampling phase with respect to the reference clock signal. The bit stream sampling circuitry samples the incoming bit stream at the sampling phase with respect to the reference clock signal to extract the bit values. The incoming bit stream may comply with the Universal Serial Bus 2.Type: GrantFiled: June 27, 2003Date of Patent: May 22, 2007Assignee: Sigmatel, Inc.Inventor: Darrell E. Tinker
-
Publication number: 20040264614Abstract: A host interface includes transition detection circuitry, transition phase averaging circuitry, and bit stream sampling circuitry. The transition detection circuitry receives an incoming bit stream and a reference clock signal and detects transitions of the incoming bit stream with respect to the reference clock signal. The transition detection circuitry also determines relative phases of the transitions with respect to the reference clock signal. The transition phase averaging circuitry determines an average relative phase of the detected transitions with respect to the reference clock signal and also determines, based upon the average relative phase of the detected transitions with respect to the reference clock signal, a sampling phase with respect to the reference clock signal. The bit stream sampling circuitry samples the incoming bit stream at the sampling phase with respect to the reference clock signal to extract the bit values. The incoming bit stream may comply with the Universal Serial Bus 2.Type: ApplicationFiled: June 27, 2003Publication date: December 30, 2004Inventor: Darrell E. Tinker
-
Patent number: 6584162Abstract: A method and apparatus for sample rate conversion in an analog to digital converter. Such a method and apparatus include processing that begins by receiving an input digital stream at a first clock rate from an oversampling quantizer (e.g., a sigma delta modulator). The processing continues by integrating the input digital stream over multiple clock cycles at the first clock rate to produce an integrated digital signal. The processing continues by determining when an interpolated digital value of the integrated digital signal is to be passed to a differentiation stage based on a difference between a sample rate conversion value and a reference value. The processing continues by, when the difference is within a targeted range (e.g.Type: GrantFiled: July 31, 2000Date of Patent: June 24, 2003Assignee: Sigmatel, Inc.Inventor: Darrell E. Tinker
-
Patent number: 6362755Abstract: A method and apparatus for converting sample rates of digital signals includes processing that begins by receiving an input data stream at a first sample rate. The processing continues by retrieving predetermined integrated samples at the first sampling rate, where the predetermined integrated samples are derived based on a ratio between the first sampling rate and a second sampling rate. The processing then continues by adjusting the retrieved predetermined integrated samples based on data values of the input data stream to produce adjusted integrated samples. The processing continues by differentiating the adjusted integrated samples to produce an output data stream at an output sample rate, wherein the second sample rate is a multiple of the output sample rate.Type: GrantFiled: April 18, 2000Date of Patent: March 26, 2002Assignee: Sigmatel, Inc.Inventor: Darrell E Tinker
-
Patent number: 4625126Abstract: The non-overlap clock circuit of this invention is responsive to a variable input signal for producing a first and second output signal that vary respectively with phases opposite to and the same as the input signal. The circuit comprises a NOR-gate with its first input connected to the variable signal input and its second input to the second signal output of the circuit. The output of the NOR-gate is the first signal output of the circuit. The circuit includes a first means such as an enhancement type FET having a gate and a main current path. The gate is supplied with a first output signal of the circuit and the main current path is connected between ground and the second signal output of the circuit. A second means such as a depletion type FET is also employed with its main current path connected between the variable signal input and the second signal output of the circuit. The second signal output of the circuit is thus driven by the variable input signal through the main current path of the second means.Type: GrantFiled: June 29, 1984Date of Patent: November 25, 1986Assignee: Zilog, Inc.Inventors: Darrell E. Tinker, Shyam Dujari