Patents by Inventor Darren M Jones
Darren M Jones has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11933931Abstract: A method includes obtaining a plurality of master sensor responses with a master sensor in a set of training fluids and obtaining node sensor responses in the set of training fluids. A linear correlation between a compensated master data set and a node data set is then found for a set of training fluids and generating node sensor responses in a tool parameter space from the compensated master data set on a set of application fluids. A reverse transformation is obtained based on the node sensor responses in a complete set of calibration fluids. The reverse transformation converts each node sensor response from a tool parameter space to the synthetic parameter space and uses transformed data as inputs of various fluid predictive models to obtain fluid characteristics. The method includes modifying operation parameters of a drilling or a well testing and sampling system according to the fluid characteristics.Type: GrantFiled: May 8, 2020Date of Patent: March 19, 2024Assignee: Halliburton Energy Services, Inc.Inventors: Dingding Chen, Bin Dai, Christopher M. Jones, Darren Gascooke, Tian He
-
Patent number: 8392663Abstract: A multiprocessor system maintains cache coherence among processors in a coherent domain. Within the coherent domain, a first processor can receive a command to perform a cache maintenance operation. The first processor can determine whether the cache maintenance operation is a coherent operation. For coherent operations, the first processor sends a coherent request message for distribution to other processors in the coherent domain and can cancel execution of the cache maintenance operation pending receipt of intervention messages corresponding to the coherent request. The intervention messages can reflect a global ordering of coherence traffic in the multiprocessor system and can include instructions for maintaining a data cache and an instruction cache of the first processor. Cache maintenance operations that are determined to be non-coherent can be executed at the first processor without sending the coherent request.Type: GrantFiled: December 10, 2008Date of Patent: March 5, 2013Assignee: MIPS Technologies, Inc.Inventors: Ryan C. Kinter, Darren M. Jones, Matthias Knoth
-
Patent number: 8234456Abstract: A method of controlling the exclusivity mode of a level-two cache includes generating level-two cache exclusivity control information at a processor in response to an exclusivity mode indicator, and utilizing the level-two cache exclusivity control information to configure the exclusivity mode of the level-two cache.Type: GrantFiled: February 24, 2011Date of Patent: July 31, 2012Assignee: MIPS Technologies, Inc.Inventors: Jinwoo Kim, Darren M. Jones
-
Patent number: 8151268Abstract: A multithreading processor for concurrently executing multiple threads is provided. The processor includes an execution pipeline and a thread scheduler that dispatches instructions of the threads to the execution pipeline. The execution pipeline execution pipeline is configured for generating a thread context (TC) flush indicator associated with a thread context when one or more instructions of the thread context would stall in the execution pipeline. One or more instructions in the pipeline of the thread context associated with the thread context flush signal can be flushed or nullified.Type: GrantFiled: January 8, 2010Date of Patent: April 3, 2012Assignee: MIPS Technologies, Inc.Inventors: Darren M. Jones, Ryan C. Kinter, Michael Gottlieb Jensen, Sanjay Vishin
-
Publication number: 20110153945Abstract: A method of controlling the exclusivity mode of a level-two cache includes generating level-two cache exclusivity control information at a processor in response to an exclusivity mode indicator, and utilizing the level-two cache exclusivity control information to configure the exclusivity mode of the level-two cache.Type: ApplicationFiled: February 24, 2011Publication date: June 23, 2011Applicant: MIPS Technologies, Inc.Inventors: Jinwoo Kim, Darren M. Jones
-
Patent number: 7917699Abstract: A method of controlling the exclusivity mode of a level-two cache includes generating level-two cache exclusivity control information at a processor in response to an exclusivity mode indicator, and utilizing the level-two cache exclusivity control information to configure the exclusivity mode of the level-two cache.Type: GrantFiled: December 21, 2007Date of Patent: March 29, 2011Assignee: Mips Technologies, Inc.Inventors: Jinwoo Kim, Darren M. Jones
-
Patent number: 7873810Abstract: A modular subtraction instruction for execution on a microprocessor having at least one register. The instruction includes opcode bits for designating the instruction and operand bits for designating at least one register storing an offset index, a decrement value, and an address index. When the modular subtraction instruction is executed on the microprocessor, the address index is modified by the decrement value if the address index is not zero and is modified by the offset index if the address index is zero. For example, the address index is repeatedly decremented using the decrement value until it reaches zero, and then the address index is reset back to the offset index. The operand bits may include multiple fields identifying multiple registers selected from the general purpose registers of the microprocessor. The modular subtraction instruction enables access to a buffer in memory in circular fashion by virtue of its operation.Type: GrantFiled: October 1, 2004Date of Patent: January 18, 2011Assignee: MIPS Technologies, Inc.Inventors: Darren M. Jones, Ryan C. Kinter, Radhika Thekkath, Chinh Nguyen Tran
-
Patent number: 7853777Abstract: An apparatus for reducing instruction re-fetching in a multithreading processor configured to concurrently execute a plurality of threads is disclosed. The apparatus includes a buffer for each thread that stores fetched instructions of the thread, having an indicator for indicating which of the fetched instructions in the buffer have already been dispatched for execution. An input for each thread indicates that one or more of the already-dispatched instructions in the buffer has been flushed from execution. Control logic for each thread updates the indicator to indicate the flushed instructions are no longer already-dispatched, in response to the input. This enables the processor to re-dispatch the flushed instructions from the buffer to avoid re-fetching the flushed instructions. In one embodiment, there are fewer buffers than threads, and they are dynamically allocatable by the threads. In one embodiment, a single integrated buffer is shared by all the threads.Type: GrantFiled: February 4, 2005Date of Patent: December 14, 2010Assignee: MIPS Technologies, Inc.Inventors: Darren M. Jones, Ryan C. Kinter, G. Michael Uhler, Sanjay Vishin
-
Patent number: 7752627Abstract: A leaky-bucket style thread scheduler for scheduling concurrent execution of multiple threads in a microprocessor is provided. The execution pipeline notifies the scheduler when it has completed instructions. The scheduler maintains a virtual water level for each thread and decreases it each time the execution pipeline executes an instruction of the thread. The scheduler includes an instruction execution rate for each thread. The scheduler increases the virtual water level based on the requested rate per a predetermined number of clock cycles. The scheduler includes virtual water pressure parameters that define a set of virtual water pressure ranges over the height of the virtual water bucket. When a thread's virtual water level moves from one virtual water pressure range to the next higher range, the scheduler increases the instruction issue priority for the thread; conversely, when the level moves down, the scheduler decreases the instruction issue priority for the thread.Type: GrantFiled: February 4, 2005Date of Patent: July 6, 2010Assignee: MIPS Technologies, Inc.Inventors: Darren M. Jones, Ryan C. Kinter, Thomas A. Petersen, Sanjay Vishin
-
Publication number: 20100115244Abstract: A multithreading processor for concurrently executing multiple threads is provided. The processor includes an execution pipeline and a thread scheduler that dispatches instructions of the threads to the execution pipeline. The execution pipeline execution pipeline is configured for generating a thread context (TC) flush indicator associated with a thread context when one or more instructions of the thread context would stall in the execution pipeline. One or more instructions in the pipeline of the thread context associated with the thread context flush signal can be flushed or nullified.Type: ApplicationFiled: January 8, 2010Publication date: May 6, 2010Applicant: MIPS Technologies, Inc.Inventors: Michael Gottlieb Jensen, Darren M. JONES, Ryan C. Kinter, Sanjay Vishin
-
Patent number: 7664936Abstract: An apparatus for scheduling dispatch of instructions among a plurality of threads being concurrently executed in a multithreading processor is provided. The apparatus includes an instruction decoder that generate register usage information for an instruction from each of the threads, a priority generator that generates a priority for each instruction based on the register usage information and state information of instructions currently executing in an execution pipeline, and selection logic that dispatches at least one instruction from at least one thread based on the priority of the instructions. The priority indicates the likelihood the instruction will execute in the execution pipeline without stalling. For example, an instruction may have a high priority if it has little or no register dependencies or its data is known to be available; or may have a low priority if it has strong register dependencies or is an uncacheable or synchronized storage space load instruction.Type: GrantFiled: February 4, 2005Date of Patent: February 16, 2010Assignee: MIPS Technologies, Inc.Inventors: Michael Gottlieb Jensen, Darren M. Jones, Ryan C. Kinter, Sanjay Vishin
-
Patent number: 7657891Abstract: A multithreading processor for concurrently executing multiple threads is provided. The processor includes an execution pipeline and a thread scheduler that dispatches instructions of the threads to the execution pipeline. The execution pipeline detects a stalling event caused by a dispatched instruction, and flushes the execution pipeline to enable instructions of other threads to continue executing. The execution pipeline communicates to the scheduler which thread caused the stalling event, and the scheduler stops dispatching instructions for the thread until the stalling condition terminates. In one embodiment, the execution pipeline only flushes the thread including the instruction that caused the event. In one embodiment, the execution pipeline stalls rather than flushing if the thread is the only runnable thread. In one embodiment, the processor includes skid buffers to which the flushed instructions are rolled back so the instruction fetch pipeline need not be flushed, only the execution pipeline.Type: GrantFiled: February 4, 2005Date of Patent: February 2, 2010Assignee: MIPS Technologies, Inc.Inventors: Michael Gottlieb Jensen, Darren M. Jones, Ryan C. Kinter, Sanjay Vishin
-
Patent number: 7627770Abstract: A processor comprises a processor core executing multiple threads. A bifurcated thread scheduler includes an internal processor core component and an external processor core component. The bifurcated thread scheduler identifies when all of the multiple threads are blocked and thereafter automatically enters a default low power sleep mode.Type: GrantFiled: April 14, 2005Date of Patent: December 1, 2009Assignee: MIPS Technologies, Inc.Inventor: Darren M. Jones
-
Patent number: 7613904Abstract: A bifurcated instruction scheduler for dispatching instructions of multiple threads concurrently executing in a multithreading processor is provided. The scheduler includes a first portion within a reusable core that is not customizable by a customer, a second portion outside the core that is customizable, and an interface coupling the second portion to the core. The second portion implements a thread scheduling policy that may be customized to the customer's particular application. The first portion may be scheduling policy-agnostic and issues instructions of the threads each clock cycle to execution units based on the scheduling policy communicated by the second portion. The second portion communicates the scheduling policy via a priority for each of the threads. When the core commits an instruction for execution, the core communicates to the second portion which thread the committed instruction is in to enable the second portion to update the priorities in response thereto.Type: GrantFiled: February 4, 2005Date of Patent: November 3, 2009Assignee: MIPS Technologies, Inc.Inventors: Darren M. Jones, Ryan C. Kinter, Kevin D. Kissell, Thomas A. Petersen
-
Patent number: 7600135Abstract: A processor comprises a software control module specifying a power performance metric. A policy manager is responsive to the software control module. A dispatch scheduler is responsive to the policy manager to operate the processor in accordance with the power performance metric.Type: GrantFiled: April 14, 2005Date of Patent: October 6, 2009Assignee: MIPS Technologies, Inc.Inventor: Darren M. Jones
-
Patent number: 7594089Abstract: A memory interface for use with a multiprocess memory system having a gating memory, the gating memory associating one or more memory access methods with each of a plurality of memory locations of the memory system wherein the gating memory returns a particular one access method for a particular one memory location responsive to a memory access instruction relating to the particular one memory location, the interface including: a request storage for storing a plurality of concurrent memory access instructions for one or more of the particular memory locations, each the memory access instruction issued from an associated independent thread context; an arbiter, coupled to the request storage, for selecting a particular one of the memory access instructions to apply to the gating memory; and a controller, coupled to the request storage and to the arbiter, for: storing the plurality of memory access instructions in the request storage; initiating application of the particular one memory access instruction selecteType: GrantFiled: September 30, 2004Date of Patent: September 22, 2009Assignee: MIPS Technologies, Inc.Inventors: Sanjay Vishin, Kevin D. Kissell, Darren M. Jones, Ryan C. Kinter
-
Publication number: 20090164733Abstract: A method of controlling the exclusivity mode of a level-two cache includes generating level-two cache exclusivity control information at a processor in response to an exclusivity mode indicator, and utilizing the level-two cache exclusivity control information to configure the exclusivity mode of the level-two cache.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Applicant: MIPS TECHNOLOGIES, INC.Inventors: Jinwoo Kim, Darren M. Jones
-
Publication number: 20090157981Abstract: A multiprocessor system maintains cache coherence among processors in a coherent domain. Within the coherent domain, a first processor can receive a command to perform a cache maintenance operation. The first processor can determine whether the cache maintenance operation is a coherent operation. For coherent operations, the first processor sends a coherent request message for distribution to other processors in the coherent domain and can cancel execution of the cache maintenance operation pending receipt of intervention messages corresponding to the coherent request. The intervention messages can reflect a global ordering of coherence traffic in the multiprocessor system and can include instructions for maintaining a data cache and an instruction cache of the first processor. Cache maintenance operations that are determined to be non-coherent can be executed at the first processor without sending the coherent request.Type: ApplicationFiled: December 10, 2008Publication date: June 18, 2009Applicant: MIPS Technologies, Inc.Inventors: Ryan C. Kinter, Darren M. Jones, Matthias Knoth
-
Patent number: 7424599Abstract: A multithreading microprocessor is disclosed. The microprocessor includes a plurality of thread contexts. The microprocessor provides instructions that enable a thread context issuing the instructions to move a value between itself and a target thread context distinct from the issuing thread context independent of cooperation from the target thread context. The instructions employ an operand to specify the target thread context. In one embodiment, the microprocessor is also a virtual multiprocessor including a plurality of virtual processing elements. Each virtual processing element includes a plurality of thread contexts. The instructions also employ a second operand to specify the target virtual processing element.Type: GrantFiled: August 27, 2004Date of Patent: September 9, 2008Assignee: MIPS Technologies, Inc.Inventors: Kevin D Kissell, Darren M. Jones
-
Patent number: 7315937Abstract: A method of extracting bits of a bit stream including retrieving bits from the bit stream into an accumulator, specifying a size value specifying a number of bits to extract, storing a position value into a control register, and executing a bit extraction instruction. The bit extraction instruction includes copying the size value number of bits from the accumulator beginning at the position value into a target register, setting any remaining bits of the target register to zero, and decrementing the position value by an amount based on the size value. The method may include loading bits from a bit stream into a register and moving the contents of the register into the accumulator to replenish the accumulator. The method may include determining, based on the position value, whether the accumulator needs to be replenished, and if not, branching to bypass replenishing functions.Type: GrantFiled: October 1, 2004Date of Patent: January 1, 2008Assignee: MIPS Technologies, Inc.Inventors: Darren M. Jones, Ryan C. Kinter, Rivka Shenhav, Radhika Thekkath