Patents by Inventor Dave Dunning
Dave Dunning has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8984189Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for hybrid memory. In one embodiment, a hybrid memory may include a package substrate. The hybrid memory may also include a hybrid memory buffer chip attached to the first side of the package substrate. High speed input/output (HSIO) logic supporting a HSIO interface with a processor. The hybrid memory also includes packet processing logic to support a packet processing protocol on the HSIO interface. Additionally, the hybrid memory also has one or more memory tiles that are vertically stacked on the hybrid memory buffer.Type: GrantFiled: May 1, 2012Date of Patent: March 17, 2015Assignee: Intel CorporationInventors: Bryan Casper, Randy Mooney, Dave Dunning, Mozhgan Mansuri, James E. Jaussi
-
Patent number: 8612809Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for hybrid memory. In one embodiment, a hybrid memory may include a package substrate. The hybrid memory may also include a hybrid memory buffer chip attached to the first side of the package substrate. High speed input/output (HSIO) logic supporting a HSIO interface with a processor. The hybrid memory also includes packet processing logic to support a packet processing protocol on the HSIO interface. Additionally, the hybrid memory also has one or more memory tiles that are vertically stacked on the hybrid memory buffer.Type: GrantFiled: December 31, 2009Date of Patent: December 17, 2013Assignee: Intel CorporationInventors: Bryan Casper, Randy Mooney, Dave Dunning, Mozhgan Mansuri, James E. Jaussi
-
Publication number: 20120284436Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for hybrid memory. In one embodiment, a hybrid memory may include a package substrate. The hybrid memory may also include a hybrid memory buffer chip attached to the first side of the package substrate. High speed input/output (HSIO) logic supporting a HSIO interface with a processor. The hybrid memory also includes packet processing logic to support a packet processing protocol on the HSIO interface. Additionally, the hybrid memory also has one or more memory tiles that are vertically stacked on the hybrid memory buffer.Type: ApplicationFiled: May 1, 2012Publication date: November 8, 2012Inventors: Bryan Casper, Randy Mooney, Dave Dunning, Mozhgan Mansuri, James E. Jaussi
-
Publication number: 20110161748Abstract: Embodiments of the invention are generally directed to systems, methods, and apparatuses for hybrid memory. In one embodiment, a hybrid memory may include a package substrate. The hybrid memory may also include a hybrid memory buffer chip attached to the first side of the package substrate. High speed input/output (HSIO) logic supporting a HSIO interface with a processor. The hybrid memory also includes packet processing logic to support a packet processing protocol on the HSIO interface. Additionally, the hybrid memory also has one or more memory tiles that are vertically stacked on the hybrid memory buffer.Type: ApplicationFiled: December 31, 2009Publication date: June 30, 2011Inventors: Bryan Casper, Randy Mooney, Dave Dunning, Mozhgan Mansuri, James E. Jaussi
-
Patent number: 7930459Abstract: According to some embodiments, data to be exchanged via a system input output interface may be determined at a processor. It may then be arranged to exchange the data via a coherent input output device coupled to a coherent system interconnect. Other embodiments are described.Type: GrantFiled: September 28, 2007Date of Patent: April 19, 2011Assignee: Intel CorporationInventors: Nagabhushan Chitlur, Linda Rankin, Dave Dunning, Shunyu Zhu, Steven Zhang, Chuanhua Song, Ling Liu, Zhihong Yu
-
Patent number: 7881341Abstract: A media controller is reconfigurable to handle different formats and types of data. In one embodiment, the invention includes a media access controller coupled to a higher layer to exchange data with the higher layer, a physical layer connector coupled to the media access controller to exchange data with the media access controller and having an external physical interface to exchange data with an external device, and a configuration block to reconfigure the media access controller based on the format of the data of the external device.Type: GrantFiled: September 30, 2005Date of Patent: February 1, 2011Assignee: Intel CorporationInventors: Chris Dodd, Dave Dunning
-
Publication number: 20090089468Abstract: According to some embodiments, data to be exchanged via a system input output interface may be determined at a processor. It may then be arranged to exchange the data via a coherent input output device coupled to a coherent system interconnect. Other embodiments are described.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: Nagabhushan Chitlur, Linda Rankin, Dave Dunning, Shunyu Zhu, Steven Zhang, Chuanhua Song, Ling Liu, Zhihong Yu
-
Patent number: 7474714Abstract: A receiving device within a digital electronic system includes a sampling unit, a voter block, and a local clock phase adjustment unit. The sampling unit samples an input line at three points in time at intervals of one half of a bit period. The sampling unit delivers the values obtained in the sampling process to the voter block. The voter block determines whether to deliver an up or a down vote to the local clock phase adjustment unit. The voter block communicates with the local clock phase adjustment unit via up and down control signals. The local clock phase adjustment unit determines whether the local clock phase should be adjusted, and if so, whether to advance or delay the local clock phase. If certain meta-stable conditions are observed by the voter block, the voter block will vote in one direction in order to push the system out of the meta-stable condition.Type: GrantFiled: December 31, 2002Date of Patent: January 6, 2009Assignee: Intel CorporationInventors: Chamath Abhayagunawardhana, Dave Dunning, Sanjay Dabral, Ken Drottar
-
Patent number: 7391829Abstract: In some embodiments, a frequency dependent gain circuit is coupled to an output of an amplifier. The gain circuit provides at least two ranges of frequency dependent gain characteristics in response to the output of the amplifier. A control circuit provides one of the at feast two gain values as an output. Other embodiments are described and claimed.Type: GrantFiled: July 2, 2003Date of Patent: June 24, 2008Assignee: Intel CorporationInventors: Alok Tripathi, Ken Drottar, Dave Dunning
-
Publication number: 20070076757Abstract: A media controller is reconfigurable to handle different formats and types of data. In one embodiment, the invention includes a media access controller coupled to a higher layer to exchange data with the higher layer, a physical layer connector coupled to the media access controller to exchange data with the media access controller and having an external physical interface to exchange data with an external device, and a configuration block to reconfigure the media access controller based on the format of the data of the external device.Type: ApplicationFiled: September 30, 2005Publication date: April 5, 2007Inventors: Chris Dodd, Dave Dunning
-
Publication number: 20060140320Abstract: An apparatus and method to improve bandwidth and reduce phase error in a tracking receiver is presented. According to one embodiment, an apparatus is presented comprising a phase comparator to generate indications based on a phase of a local clock signal and transitions in a stream of received data, an electoral loop filter to generate a phase shift signal based on the indications received from the phase comparator in a time interval, and a local clock controller to adjust the local clock signal based on the signal asserted from the electoral loop filter. The phase shift signal is either a phase increment signal or a phase decrement signal that is issued according to the majority of either increment indications or decrement indications received during the time interval.Type: ApplicationFiled: December 23, 2004Publication date: June 29, 2006Inventors: Richard Jensen, Dave Dunning, Sanjay Dabral
-
Publication number: 20050002479Abstract: In some embodiments, a frequency dependent gain circuit is coupled to an output of an amplifier. The gain circuit provides at least two ranges of frequency dependent gain characteristics in response to the output of the amplifier. A control circuit provides one of the at feast two gain values as an output. Other embodiments are described and claimed.Type: ApplicationFiled: July 2, 2003Publication date: January 6, 2005Inventors: Alok Tripathi, Ken Drottar, Dave Dunning
-
Publication number: 20040125823Abstract: A receiving device within a digital electronic system includes a sampling unit, a voter block, and a local clock phase adjustment unit. The sampling unit samples an input line at three points in time at intervals of one half of a bit period. The sampling unit delivers the values obtained in the sampling process to the voter block. The voter block determines whether to deliver an up or a down vote to the local clock phase adjustment unit. The voter block communicates with the local clock phase adjustment unit via up and down control signals. The local clock phase adjustment unit determines whether the local clock phase should be adjusted, and if so, whether to advance or delay the local clock phase. If certain meta-stable conditions are observed by the voter block, the voter block will vote in one direction in order to push the system out of the meta-stable condition.Type: ApplicationFiled: December 31, 2002Publication date: July 1, 2004Inventors: Chamath Abhayagunawardhana, Dave Dunning, Sanjay Dabral, Ken Drottar
-
Patent number: 5473755Abstract: A method and apparatus providing for high speed data transfers between a sending component and a receiving component is disclosed. In accordance with the present invention, in addition to handshake logic, the receiving component incorporates means for temporarily storing data words sent to the receiving component. The sending component incorporates, in addition to handshake logic, means for determining whether the aforementioned means for temporarily storing data is full, and therefore, unable to accept additional data. The sending component streams data words to the receiving component without the need for an acknowledge signal until it determines that the means for temporarily storing data is full. Asynchronous with this streaming of data words, whenever the receiving component reads a data word from the means for temporarily storing data, it sends an acknowledge signal to the sending component.Type: GrantFiled: June 1, 1992Date of Patent: December 5, 1995Assignee: Intel CorporationInventor: Dave Dunning
-
Patent number: 5363907Abstract: A hose assembly suited for delivering viscous material to a dispenser nozzle at a controlled viscosity and temperature. The hose assembly includes a jacketed hose including an outer hose positioned around an inner hose carrying the mastic and defining an annular passage between the inner hose and the outer hose, and a hose cover assembly adapted to be releasably wrapped around a further remote hose carrying the mastic. The cover assembly includes an elongated strip of flexible material including generally parallel opposite longitudinal edges; a plurality of tubes embedded in the strip and running longitudinally through the strip; and coacting interengagable quick release means (such as a zipper) on the opposite longitudinal edges of the strip to enable the strip to be wrapped around the hose and secured in position around the hose by releasable interengagement of the quick release means.Type: GrantFiled: October 29, 1993Date of Patent: November 15, 1994Inventors: Dave Dunning, William Cline
-
Patent number: 5333279Abstract: A method and apparatus providing for data broadcasting in a two dimensional mesh of processor nodes is disclosed. In accordance with the present invention, a self-timed message routing chip is coupled to each processor node, thereby forming a two dimensional mesh of message routing chips. Broadcasting originates from a corner node, and data can broadcast through the mesh routing chips to a row, a column, or a matrix of nodes. The mesh routing chips, together, form a self-timed pipeline with each individual message routing chip having broadcasting hardware which provides for the forking of a message within that particular message routing chip. The self-timed forking of a message within individual message routing chips directly supports data broadcasting within the two dimensional mesh.Type: GrantFiled: June 1, 1992Date of Patent: July 26, 1994Assignee: Intel CorporationInventor: Dave Dunning
-
Patent number: 5287913Abstract: A temperature control system for an adhesive application system in which adhesive is delivered from a pump to a nozzle for application in bead form to a part. The control system includes a hose assembly extending from the pump to the nozzle and including an inner hose for carrying the adhesive and an outer hose defining an annular space between the outer hose and the inner hose for passage of water in a direction opposite to the direction of flow of the adhesive; a water conditioner selectively heating and cooling the water; and a controller receiving a reference signal representing a desired temperature of the adhesive at the nozzle and an actual adhesive temperature signal provided by a temperature sensor sensing the temperature of the adhesive being delivered to the nozzle and operative to compare the signals and generate appropriate signals for control of the water conditioner in a sense to maintain the desired water temperature and thereby the desired adhesive temperature.Type: GrantFiled: May 29, 1992Date of Patent: February 22, 1994Inventors: Dave Dunning, William Cline