Patents by Inventor David A. Rowe
David A. Rowe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060144637Abstract: A sound-attenuating enclosure for a portable machine. The enclosure includes an inner shell, an outer shell, and a duct. The inner shell includes an inner air inlet opening, and the outer shell includes an outer air inlet opening. The duct connects the outer air inlet opening and the inner air inlet opening, while preventing a line-of-sight between the outer air inlet opening and the inner air inlet opening.Type: ApplicationFiled: December 20, 2005Publication date: July 6, 2006Applicant: Ingersoll-Rand CompanyInventors: Charles Swartz, William Hutchinson, David Rowe, Randy Rhoades
-
Publication number: 20060122845Abstract: The present invention relates to a method and apparatus for the analysis, particularly, of computing systems. The invention implements an architecture based analysis. The architecture of the system to be analysed is first of all modelled, using a hierarchical model comprising Connections, Components, and other entities. The modelling requires the steps of obtaining the architecture of the system and populating a database or file with the architecture model. The modelled architecture is then evaluated, probably by running simulations of operation of the architecture and also by visualising the architecture using a number of different visualisations. Following the evaluation, changes may be imposed to the architectural model and to the system in order to meet non-functional requirements.Type: ApplicationFiled: July 31, 2003Publication date: June 8, 2006Inventors: Mark Denford, John Leaney, Tim O'Neill, David Rowe
-
Publication number: 20060077257Abstract: A synchronization signal generating apparatus and method in which an input circuit is inductively coupled to an alternating current signal line. The input circuit generates a rectified signal. A switch has a switch input and a switch output in which the switch input is electrically connected to the input circuit and is enabled when the voltage of the rectified signal is greater than a predetermined voltage and is disabled when the rectified signal voltage is less than the predetermined voltage. A pulse generating circuit has a pulse generating circuit input and a pulse generating circuit output. The pulse generating circuit input is electrically connected to the switch output. The pulse generating circuit generates a pulse each time the switch is enabled. The synchronization signal generating apparatus is used in a synchronized television display system to signal a video switch to switch the video signal generated by a camera to a monitor based on the occurrence of the synchronization signal.Type: ApplicationFiled: November 22, 2005Publication date: April 13, 2006Inventor: David Rowe
-
Patent number: 6950485Abstract: A precision timing generator includes a combiner that provides a timing signal by combining a coarse timing signal and a fine timing signal derived from a phase-shifted sinusoidal signal that has a desired phase shift. The coarse timing generator generates the coarse timing signal from a clock signal and a timing command input. The fine timing generator includes a sinusoidal-signal generator that receives the clock signal and generates a sinusoidal signal. The fine timing generator also includes a phase shifter that receives the sinusoidal signal and the timing command input and shifts the phase of the sinusoidal signal based on the timing input to generate the phase shifted sinusoidal signal.Type: GrantFiled: December 26, 2002Date of Patent: September 27, 2005Assignee: Alereon, Inc.Inventors: James L. Richards, Preston L. Jett, Larry W. Fullerton, Lawrence E. Larson, David A. Rowe
-
Publication number: 20050208918Abstract: A multi-channel filtering system for use with a transceiver includes a front-end multi-pole, multi-throw switch, a back-end multi-pole, multi-throw switch, and a plurality of filters. The front-end switch includes a receive pole, a transmit pole, and a plurality of switch throws. The back-end switch also includes a receive pole, a transmit pole, and a plurality of switch throws. Each of the plurality of filters has first and second ports, each first port coupled to one of the switch throws of the front-end switch, and each second port coupled to one of the switch throws of the back-end switch. Using this configuration, filters of differing bandwidths can be switched in during signal reception and/or transmission, thereby tailoring the communication rate to the particular conditions.Type: ApplicationFiled: March 22, 2004Publication date: September 22, 2005Applicant: Sierra Monolithics, Inc.Inventors: David Rowe, Craig Hornbuckle, Matt Pope
-
Patent number: 6937663Abstract: A baseband signal converter device for an impulse radio receiver combines multiple converter circuits and an RF amplifier in a single integrated circuit package. Each converter circuit includes an integrator circuit that integrates a portion of each RF pulse during a sampling period triggered by a timing pulse generator. The integrator capacitor is isolated by a pair of Schottky diodes connected to a pair of load resistors. A current equalizer circuit equalizes the current flowing through the load resistors when the integrator is not sampling. Current steering logic transfers load current between the diodes and a constant bias circuit depending on whether a sampling pulse is present.Type: GrantFiled: January 23, 2002Date of Patent: August 30, 2005Assignee: Alereon, Inc.Inventors: Preston Jett, Lawrence E. Larson, Bret A. Pollack, David A. Rowe
-
Patent number: 6803252Abstract: Methods and apparatus for providing connection packages for high-speed integrated circuits (“ICs”) in optical, electronic, wired or wireless communications are disclosed. The connection package achieves dimensional transformation of signal routes from high-speed, high-density IC's input/output pads to the external terminals such as coaxial terminals and BGA balls, while maintaining constant characteristic impedance throughout the transmission lines. A package may include a substrate having microstrips for communicating signals between the IC pads and external terminals. A pair of differential microstrips can be positioned closer to each other near the IC pads and create capacitive coupling. Such coupled capacitance allows the width of the microstrips to be reduced.Type: GrantFiled: November 21, 2001Date of Patent: October 12, 2004Assignee: Sierra Monolithics, Inc.Inventors: Binneg Y. Lao, William W. Chen, David A. Rowe, Inho Kim
-
Publication number: 20040136411Abstract: High-speed, high-performance, low-power transponders, serializers and deserializers are disclosed. A transponder may include a transmitter and a receiver. A serializer may include (i) a serdes framer interface (SFI) circuit for receiving data channels and a reference channel from a framer and realigning the data channels, (ii) a clock multiplier unit (CMU) for receiving a clock frequency and translating the clock frequency to a higher-clock frequency, (iii) a multiplexing circuit for merging data channels into one data channel, (iv) an output driver stage, (v) a reference selection circuit for selecting a reference clock, filtering the reference clock, and providing to the CMU one of the selected reference clock or a filtered reference clock.Type: ApplicationFiled: January 10, 2003Publication date: July 15, 2004Applicant: Sierra Monolithics, Inc.Inventors: Craig A. Hornbuckle, David A. Rowe, Thomas W. Krawczyk, Samuel A. Steidl, Inho Kim
-
Patent number: 6744325Abstract: A quadrature ring oscillator for high clock-rate applications is disclosed. A quadrature LC ring oscillator may use two stages of LC oscillators and variable mixers to provide consistent oscillation even at high clock rates. One stage of the quadrature ring oscillator comprises a first resonating element having an input and an output, and a first variable summer having L and P inputs and an output, with its L input being connected to the output of the first resonating element. The output of the first variable summer is connected to the input of the first resonating element The first variable summer may generate its output at a first phase by combining the L and P inputs. A second stage of the LC ring oscillator comprises a second resonating element, which has an input and an output, with its output being connected to the P input of the first variable summer. An inverter is used to produce an inverted signal of the output of the first resonating element.Type: GrantFiled: April 3, 2002Date of Patent: June 1, 2004Assignee: Sierra Monolithics, Inc.Inventors: Thomas W. Krawczyk, Jr., David A. Rowe
-
Patent number: 6636573Abstract: A frame reference signal is produced as a function of a clock signal. A first timing generator generates a coarse timing signal having a nominal period and a transition occurring at a precise temporal position with respect to the nominal period. The nominal period is a function of the frame reference signal. The temporal position is a function of a first input timing command and the clock signal. A second timing generator generates at least one fine timing transition as a function of a second input timing command and the clock signal. A combiner circuit uses the coarse timing signal to select one of the at least one fine timing transitions to output a precise timing signal, wherein the precise timing signal has a high temporal precision with respect to the frame reference signal.Type: GrantFiled: September 18, 2001Date of Patent: October 21, 2003Assignee: Time Domain CorporationInventors: James L Richards, Preston Jett, Larry W Fullerton, Lawrence E Larson, David A Rowe
-
Publication number: 20030189467Abstract: A quadrature ring oscillator for high clock-rate applications is disclosed. A quadrature LC ring oscillator may use two stages of LC oscillators and variable mixers to provide consistent oscillation even at high clock rates. One stage of the quadrature ring oscillator comprises a first resonating element having an input and an output, and a first variable summer having L and P inputs and an output, with its L input being connected to the output of the first resonating element. The output of the first variable summer is connected to the input of the first resonating element. The first variable summer may generate its output at a first phase by combining the L and P inputs. A second stage of the LC ring oscillator comprises a second resonating element, which has an input and an output, with its output being connected to the P input of the first variable summer. An inverter is used to produce an inverted signal of the output of the first resonating element.Type: ApplicationFiled: April 3, 2002Publication date: October 9, 2003Inventors: Thomas W. Krawczyk, David A. Rowe
-
Publication number: 20030179318Abstract: A pixel clock generating circuit is provided in which a digital circuit generates a first signal corresponding to the relative frequency of the pixel clock as compared with a predetermined desired pixel clock frequency. An analog circuit is electrically coupled to the digital circuit in which the analog circuit has a reverse biased variable capacitance device, an integrator and a comparator circuit. The reverse biased variable capacitance device has an anode and a cathode. The integrator has an input coupled to the digital circuit and an output coupled to the cathode of the reverse biased variable capacitor. The integrator is arranged to integrate the first signal received from the digital circuit and produce an output voltage across the reverse biased variable capacitance device such that the output voltage causes the capacitance of the reverse biased capacitor to change if the pixel clock is not operating at the predetermined desired pixel clock frequency.Type: ApplicationFiled: March 20, 2003Publication date: September 25, 2003Inventors: Mohammad Alkhalili, David Rowe
-
Publication number: 20030128783Abstract: A precision timing generator includes a combiner that provides a timing signal by combining a coarse timing signal and a fine timing signal derived from a phase-shifted sinusoidal signal that has a desired phase shift. The coarse timing generator generates the coarse timing signal from a clock signal and a timing command input. The fine timing generator includes a sinusoidal-signal generator that receives the clock signal and generates a sinusoidal signal. The fine timing generator also includes a phase shifter that receives the sinusoidal signal and the timing command input and shifts the phase of the sinusoidal signal based on the timing input to generate the phase shifted sinusoidal signal.Type: ApplicationFiled: December 26, 2002Publication date: July 10, 2003Applicant: Time Domain CorporationInventors: James L. Richards, Preston L. Jett, Larry W. Fullerton, Lawrence E. Larson, David A. Rowe
-
Patent number: 6577691Abstract: A precision timing generator includes a combiner that provides a timing signal by combining a coarse timing signal and a fine timing signal derived from a phase-shifted sinusoidal signal that has a desired phase shift. The coarse timing generator generates the coarse timing signal from a clock signal and a timing command input. The fine timing generator includes a sinusoidal-signal generator that receives the clock signal and generates a sinusoidal signal. The fine timing generator also includes a phase shifter that receives the sinusoidal signal and the timing command input and shifts the phase of the sinusoidal signal based on the timing input to generate the phase shifted sinusoidal signal.Type: GrantFiled: July 20, 2001Date of Patent: June 10, 2003Assignee: Time Domain CorporationInventors: James L. Richards, Preston L. Jett, Larry W. Fullerton, Lawrence E. Larson, David A. Rowe
-
Publication number: 20030095014Abstract: Connection packages for high-speed integrated circuits (“ICs”) in optical, electronic, wired or wireless communications are disclosed. The connection package achieves dimensional transformation of signal routes from high-speed, high-density IC's input/output pads to the external terminals such as coaxial terminals and BGA balls, while maintaining constant characteristic impedance throughout the transmission lines. A package may include a substrate having microstrips for communicating signals between the IC pads and external terminals. A pair of differential microstrips can be positioned closer to each other near the IC pads and create capacitive coupling. Such coupled capacitance allows the width of the microstrips to be reduced. A portion of the coupled microstrips near the IC pads can be widened to increase the capacitance so that the overall transmission path can become an all-pass network—from the IC pads, through the bonding wires, to the microstrips.Type: ApplicationFiled: November 21, 2001Publication date: May 22, 2003Inventors: Binneg Y. Lao, William W. Chen, David A. Rowe
-
Publication number: 20030096447Abstract: Methods and apparatus for providing connection packages for high-speed integrated circuits (“ICs”) in optical, electronic, wired or wireless communications are disclosed. The connection package achieves dimensional transformation of signal routes from high-speed, high-density IC's input/output pads to the external terminals such as coaxial terminals and BGA balls, while maintaining constant characteristic impedance throughout the transmission lines. A package may include a substrate having microstrips for communicating signals between the IC pads and external terminals. A pair of differential microstrips can be positioned closer to each other near the IC pads and create capacitive coupling. Such coupled capacitance allows the width of the microstrips to be reduced. A portion of the coupled microstrips near the IC pads can be widened to increase the capacitance so that the overall transmission path can become an all-pass network—from the IC pads, through the bonding wires, to the microstrips.Type: ApplicationFiled: November 21, 2001Publication date: May 22, 2003Inventors: Binneg Y. Lao, William W. Chen, David A. Rowe, Inho Kim
-
Patent number: 6509801Abstract: Methods and apparatus for generating clock signals accurately locked to multi-gigabits-per-second data signals received over fiber optic channels are disclosed. The invention includes a phase detector for comparing a data signal and a clock signal, a one shot unit for detecting a data transition, an XOR, a filter, a main charge pump, a compensating charge pump for producing additive or compensating current, and a VCO for generating the clock signal. The phase detector includes multiple D-flip flops. The one shot unit includes a delay unit and an AND gate. The filter includes a resistor, a capacitor and a negative resistance amplifier. The main charge pump includes differential inputs, double outputs, cross-quading resistors, differential NPN input transistors, and a current source. The compensating charge pump includes differential NPN input transistors and a current source.Type: GrantFiled: June 29, 2001Date of Patent: January 21, 2003Assignee: Sierra Monolithics, Inc.Inventors: Binneg Y. Lao, David A. Rowe, James R. Pulver
-
Publication number: 20030001640Abstract: Methods and apparatus for generating clock signals accurately locked to multi-gigabits-per-second data signals received over fiber optic channels are disclosed. The invention includes a phase detector for comparing a data signal and a clock signal, a one shot unit for detecting a data transition, an XOR, a filter, a main charge pump, a compensating charge pump for producing additive or compensating current, and a VCO for generating the clock signal. The phase detector includes multiple D-flip flops. The one shot unit includes a delay unit and an AND gate. The filter includes a resistor, a capacitor and a negative resistance amplifier. The main charge pump includes differential inputs, double outputs, cross-quading resistors, differential NPN input transistors, and a current source. The compensating charge pump includes differential NPN input transistors and a current source.Type: ApplicationFiled: June 29, 2001Publication date: January 2, 2003Inventors: Binneg Y. Lao, David A. Rowe, James R. Pulver
-
Publication number: 20020180872Abstract: A synchronization signal generating apparatus and method in which an input circuit is inductively coupled to an alternating current signal line. The input circuit generates a rectified signal. A switch has a switch input and a switch output in which the switch input is electrically connected to the input circuit and is enabled when the voltage of the rectified signal is greater than a predetermined voltage and is disabled when the rectified signal voltage is less than the predetermined voltage. A pulse generating circuit has a pulse generating circuit input and a pulse generating circuit output. The pulse generating circuit input is electrically connected to the switch output. The pulse generating circuit generates a pulse each time the switch is enabled. The synchronization signal generating apparatus is used in a synchronized television display system to signal a video switch to switch the video signal generated by a camera to a monitor based on the occurrence of the synchronization signal.Type: ApplicationFiled: March 26, 2002Publication date: December 5, 2002Applicant: Pelco.Inventor: David Rowe
-
Patent number: 6486838Abstract: An apparatus for and a method of Nuclear Quadrupole Resonance testing a sample in the presence of interference are disclosed. The apparatus comprises excitation applying means for applying excitation, a first antenna for detecting a response to the excitation together with the interference, and a second antenna for detecting the interference, the first and second antennas being arranged such that a signal commonly detected in the two antennas is attenuated relative to a signal that is detected by only one of the antennas. The apparatus may provide suppression of interference.Type: GrantFiled: September 6, 2000Date of Patent: November 26, 2002Assignee: BTG International LimitedInventors: John Alec Sydney Smith, Michael David Rowe