Patents by Inventor David Aaron Palmer
David Aaron Palmer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11966600Abstract: Methods, systems, and devices for memory device with enhanced data reliability capabilities are described. For a write operation, a memory device may receive a write command from a host device indicating a first set of data. The memory device may determine to operate in first mode of operation associated with a reliability above a threshold and generate a second set of data to store with the first set of data based on operating in the first mode of operation. For a read operation, the memory device may identify that a read command received from a host device is associated with the first mode of operation. Based on operating in the first mode of operation, the memory device may select one or more reference thresholds (e.g., a subset of reference thresholds) to retrieve the first set of data and transmit the first set of data to the host device.Type: GrantFiled: April 20, 2022Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventors: Deping He, David Aaron Palmer
-
Patent number: 11960398Abstract: Methods, systems, and devices for enhanced data reliability in multi-level memory cells are described. For a write operation, a host device may identify a first set of data to be stored by a set of memory cells at a memory device. Based on a quantity of bits within the first set of data being less than a storage capacity of the set of memory cells, the host device may generate a second set of data and transmit a write command including the first and second sets of data to the memory device. For a read operation, the host device may receive a first set of data from the memory device in response to transmitting a read command. The memory device may extract a second set of data from the first set of data and validate a portion of the first set of data using the second set of data.Type: GrantFiled: August 21, 2020Date of Patent: April 16, 2024Assignee: Micron Technology, Inc.Inventors: Deping He, David Aaron Palmer
-
Publication number: 20240118968Abstract: Apparatus and methods are disclosed, including using a memory controller to monitor at least one parameter related to power level of a host processor of a host device, and dynamically adjusting at least one of a clock frequency and a voltage level of an error-correcting code (ECC) subsystem of the memory controller based on the at least one parameter to control power usage of the host device.Type: ApplicationFiled: July 12, 2023Publication date: April 11, 2024Inventors: Jonathan Scott Parry, Nadav Grosz, David Aaron Palmer, Christian M. Gyllenskog
-
Patent number: 11914897Abstract: Devices and techniques for arbitrating operation of memory devices in a managed NAND memory system to conform the operation to a power budget. In an example, a method can include enabling a subset of memory die of a memory system having multiple memory die, starting an active timer for each active memory die, initializing execution of a buffered memory command at each active die based on a timestamp associated with the buffered memory command, and disabling a first memory die of the subset of memory die when the active timer for the first die expires to maintain compliance with a power budget of the memory system.Type: GrantFiled: December 2, 2021Date of Patent: February 27, 2024Assignee: Micron Technology, Inc.Inventor: David Aaron Palmer
-
Publication number: 20240061767Abstract: A system includes a memory device associated with a logical address space, and a processing device, operatively coupled to the memory device, to perform operations including providing, to a host system, usable capacity information and supported logical address granularity information for the logical address space, obtaining, from the host system, a logical address granularity configuration for a partition of the logical address space, and providing, to the host system, an acknowledgement of receipt of the logical address granularity configuration.Type: ApplicationFiled: August 22, 2022Publication date: February 22, 2024Inventor: David Aaron Palmer
-
Publication number: 20240061602Abstract: A system includes a memory device associated with a logical address space, and a processing device, operatively coupled to the memory device, to perform operations including providing, to a host system, power safety capability information for the logical address space, obtaining, from the host system, a power safety configuration for a partition of the logical address space, and providing, to the host system, an acknowledgement of receipt of the power safety configuration.Type: ApplicationFiled: August 22, 2022Publication date: February 22, 2024Inventor: David Aaron Palmer
-
Publication number: 20240053894Abstract: Methods, systems, and devices for suspending operations of a memory system are described. A memory system may be configured to perform a write operation to store data in a nonvolatile memory device, where the write operation includes storing information in one or more latches associated with the nonvolatile memory device; receive a suspend command to suspend performance of the write operation based on a request to perform a read operation associated with a higher-priority than the write operation; suspend the performance of the write operation based on receiving the suspend command; transmit the information stored in the one or more latches associated with the nonvolatile memory device to a host system based on suspending the performance of the write operation; and perform the read operation based at least in part on transmitting the information to the host system.Type: ApplicationFiled: August 9, 2022Publication date: February 15, 2024Inventors: David Aaron Palmer, Giuseppe Cariello, Fulvio Rori
-
Publication number: 20240053895Abstract: Methods, systems, and devices for improving write quality in memory systems are described. The memory system may receive, from a host system, a command to perform an operation. The memory system may determine an availability parameter that indicates processing resources of the memory system that are available to perform the operation based on receiving the command. In some cases, the memory system may transmit, to the host system, a message comprising the availability parameter, and the host system may delay transmission of one or more pending commands based on receiving the message comprising the availability parameter.Type: ApplicationFiled: August 12, 2022Publication date: February 15, 2024Inventors: Nitul Gohain, Giuseppe Cariello, David Aaron Palmer
-
Publication number: 20240045596Abstract: Methods, systems, and devices for low-power boot-up for memory systems are described. A memory system may be configured to receive, over a first conductive path of a second communication interface, a first indication to boot-up a memory system and a first communication interface associated with the memory system, wherein the first communication interface includes a plurality of conductive paths; receive, over a second conductive path of the second communication interface, a second indication whether to perform a boot-up operation of the memory system using a low-power mode or a high-power mode based at least in part on receiving the first indication; and boot the memory system according to the low-power mode or the high-power mode based at least in part on receiving the second indication.Type: ApplicationFiled: August 4, 2022Publication date: February 8, 2024Inventors: Reshmi Basu, Jonathan S. Parry, David Aaron Palmer, Luca Porzio, Giuseppe Cariello, Stephen Hanna
-
Patent number: 11892956Abstract: Various examples are directed to devices and methods involving a host device and a memory system, the memory system comprising a memory controller and a plurality of memory locations. The memory system may send to the host device a first message describing background operations to be performed at the memory system. The memory system may receive from the host device a second message indicating permission to execute the background operations and may begin to execute at least one background operation.Type: GrantFiled: December 3, 2020Date of Patent: February 6, 2024Assignee: Micron Technology, Inc.Inventors: Kulachet Tanpairoj, Christian M. Gyllenskog, David Aaron Palmer
-
Publication number: 20240020033Abstract: Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.Type: ApplicationFiled: September 11, 2023Publication date: January 18, 2024Inventors: David Aaron Palmer, Sean L. Manion, Jonathan Scott Parry, Stephen Hanna, Qing Liang, Nadav Grosz, Christian M. Gyllenskog, Kulachet Tanpairoj
-
Patent number: 11874772Abstract: Systems and methods for adapting garbage collection (GC) operations in a memory device to a host write activity are described. A host write progress can be represented by an actual host write count relative to a target host write count. The host write activity may be estimated in a unit time such as per day, or accumulated over a specified time period. A memory controller can adjust an amount of memory space to be freed by a GC operation according to the host write progress. The memory controller can also dynamically reallocate a portion of the memory cells between a single level cell (SLC) cache and a multi-level cell (MLC) storage according to the host write progress.Type: GrantFiled: July 16, 2021Date of Patent: January 16, 2024Inventors: Deping He, Qing Liang, David Aaron Palmer
-
Patent number: 11868632Abstract: Methods, systems, and devices for power control for boot-up of memory systems are described. A memory system may be configured to boot-up using two different power modes: a lower-power mode, and a higher-power mode. The memory system may perform a series of evaluations to determine whether the memory system is to switch to the lower-power mode during boot-up operations, or stay in the higher-power mode. For example, the memory system may check one or more of: a history of previous boot-up failures, a voltage of an associated power management integrated circuit, a history of asynchronous power loss at the device, a power-mode configuration of the host device, or a history of host-initiated power-down commands. In some examples, by switching to the lower-power mode, the memory system may avoid repeatedly failing multiple boot-up cycles and may instead successfully boot-up the memory system.Type: GrantFiled: May 4, 2022Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventors: David Aaron Palmer, Jonathan S. Parry
-
Patent number: 11853602Abstract: Methods, systems, and devices for adjusting a granularity associated with read disturb tracking are described. In some examples, a memory system may receive a set of read commands from a host system instructing the memory system to read data stored at a memory array. The memory system may track a quantity of executed read commands corresponding to a first portion of the memory array according to a first granularity and determine whether the quantity of read commands satisfies a threshold. If the quantity of read commands satisfies the threshold, the memory system may adjust the granularity for tracking executed read commands for the first portion from the first granularity to a second granularity. For example, the memory system may increase or decrease the granularity for tracking executed read commands for the first portion. The memory system may use the tracked quantities of executed read commands for read disturb remediation.Type: GrantFiled: August 11, 2021Date of Patent: December 26, 2023Assignee: Micron Technology, Inc.Inventor: David Aaron Palmer
-
Patent number: 11809311Abstract: Devices and techniques are disclosed herein for allowing host-based maintenance of a flash memory device. In certain examples, memory write information can be encrypted at the memory device and provided to the host for updating and maintaining memory device maintenance statistics.Type: GrantFiled: August 9, 2021Date of Patent: November 7, 2023Assignee: Micron Technology, Inc.Inventors: David Aaron Palmer, Christian M. Gyllenskog, Jonathan Scott Parry, Stephen Hanna
-
Patent number: 11797380Abstract: Methods, systems, and devices for host-configurable error protection are described. A host system may receive an indication of a set of logical addresses supported by the memory system and available for use by the host system. The host system may divide the set of logical addresses into subsets of logical addresses. Each subset of logical addresses may be associated with a different type of data. The host system may determine an error protection configuration for a subset of logical addresses based at least in part on the type of data associated with the subset of logical addresses. The host system may then send to the memory system an indication of the subset of logical addresses and an indication of the error protection configuration for the subset of logical addresses.Type: GrantFiled: January 11, 2022Date of Patent: October 24, 2023Assignee: Micron Technology, Inc.Inventors: David Aaron Palmer, Jonathan S. Parry
-
Publication number: 20230315569Abstract: A storage device includes a memory storage region and a controller having a processor. The processor retrieves user data from the memory storage region using a physical block address corresponding to a logical block address (LBA), in response to a read command. The retrieved user data includes a first hash received through a host interface in a prior host data transmission. The processor further performs error correction on the user data to generate error-corrected user data. The processor further causes a cryptographic engine to produce a second hash of the error-corrected user data. The first hash is compared to the second hash associated with the error-corrected user data to determine a match result. A notification is generated in response to the match result.Type: ApplicationFiled: June 6, 2023Publication date: October 5, 2023Inventors: David Aaron Palmer, Nadav Grosz, Lance W. Dover, Yoav Weinberg
-
Patent number: 11775422Abstract: Methods, systems, and devices for logic remapping techniques are described. A memory system may receive a write command to store information at a first logical address of the memory system. The memory system may generate a first entry of a logical-to-physical mapping that maps the first logical address with a first physical address that stores the information. The memory system may perform a defragmentation operation or other remapping operation. In such a defragmentation operation, the memory system may remap the first logical address to a second logical address, such that the second logical address is mapped to the first physical address. The memory system may generate a second entry of a logical-to-logical mapping that maps the first logical address with the second logical address.Type: GrantFiled: August 11, 2021Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventors: Jonathan S. Parry, David Aaron Palmer, Giuseppe Cariello
-
Patent number: 11775389Abstract: Aspects of the present disclosure configure a system component, such as memory sub-system controller, to defer performance of an error-correction parity calculation for a block of a memory components of the memory subsystem. In particular, a memory sub-system controller of some embodiments can defer (e.g., delay) performance of an error-correction parity calculation and can defer the error-correction parity calculation such that it is performed at a time when the memory sub-system satisfies an idle state condition.Type: GrantFiled: March 9, 2022Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventor: David Aaron Palmer
-
Publication number: 20230305617Abstract: Methods, systems, and devices for dynamic power modes for boot-up procedures are described. A memory system may initiate a boot-up procedure according to a predefined first power mode that is associated with a first power consumption. The memory system may then determine whether to perform the boot-up procedure according to the first power mode or a second power mode associated with a different second power consumption. In cases that the memory system receives an indication of the second power mode from the host system, the memory system may perform the boot-up procedure according to the second power mode. Additionally, in cases that the memory system does not receive an indication of the second power mode from the host system, the memory system may perform the boot-up procedure according to the first power mode.Type: ApplicationFiled: January 12, 2023Publication date: September 28, 2023Inventors: Luca Porzio, Christian M. Gyllenskog, Giuseppe Cariello, Marco Onorato, Roberto IZZI, Stephen Hanna, Jonathan S. Parry, Reshmi Basu, Nadav Grosz, David Aaron Palmer