Patents by Inventor David Alan Edwards
David Alan Edwards has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6615370Abstract: A system for performing non-intrusive trace is provided which receives trace information from one or more processors. The trace system may be configured by a user to operate in various modes for flexibly storing or transmitting the trace information. The trace system includes a FIFO which is memory-mapped and is capable of being accessed without affecting processor performance. In one aspect, the trace system includes a trace buffer which receives trace information at an internal clock speed of the processor. In another embodiment, a compression protocol is provided for compressing trace messages on-chip prior to transmitting the messages to an external system or storing the messages in memory.Type: GrantFiled: October 1, 1999Date of Patent: September 2, 2003Assignee: Hitachi, Ltd.Inventors: David Alan Edwards, Anthony Willis Rich
-
Patent number: 6601189Abstract: A system and method for communicating with an integrated circuit is provided that allows an integrated circuit to communicate debugging information and system bus transaction information with an external system. The system may include an interface protocol that provides flow control between the integrated circuit and the external system. The system may include a high-speed link and/or a JTAG link for communicating information. A link may be automatically selected by a debug circuit, or selected by an on-chip device or external system. The high-speed link enables real-time collection of trace information. Links may be memory-mapped, such that on-chip devices and other devices attached to the system bus may access the external system. The high-speed link may also operate at a rate which is integrally coupled with a rate of the processor or system bus. Further, the high-speed link may be adapted to change speeds in response to a change in operating speed of the system bus or processor.Type: GrantFiled: October 1, 1999Date of Patent: July 29, 2003Assignee: STMicroelectronics LimitedInventors: David Alan Edwards, Anthony Willis Rich, Bernard Ramanadin
-
Patent number: 6591369Abstract: A system and method for communicating with an integrated circuit is provided that allows an integrated circuit to communicate debugging information and system bus transaction information with an external system. The system may include an interface protocol that provides flow control between the integrated circuit and the external system. The system may include a high-speed link and/or a JTAG link for communicating information. A link may be automatically selected by a debug circuit, or selected by an on-chip device or external system. The high-speed link enables real-time collection of trace information. Links may be memory-mapped, such that on-chip devices and other devices attached to the system bus may access the external system. The high-speed link may also operate at a rate which is integrally coupled with a rate of the processor or system bus. Further, the high-speed link may be adapted to change speeds in response to a change in operating speed of the system bus or processor.Type: GrantFiled: October 1, 1999Date of Patent: July 8, 2003Assignee: STMicroelectronics, Ltd.Inventors: David Alan Edwards, Anthony Willis Rich
-
Publication number: 20030115506Abstract: An microcomputer is provided including a processor and a debug circuit including a dedicated link which transfers information between the processor and debug circuit to support debugging operations. In one aspect, the processor provides program counter information, which is stored in a memory-mapped register of the debug circuit. The program counter information may be a value of the processor program counter at a writeback stage of a processor pipeline. Also, trace information including message information is transferred in a non-intrusive manner over the dedicated link. In one aspect, the microcomputer is implemented as a single integrated circuit.Type: ApplicationFiled: October 1, 1999Publication date: June 19, 2003Inventors: DAVID ALAN EDWARDS, MARGARET ROSE GEARTY, BERNARD RAMANADIN, ANTHONY WILLIS RICH
-
Patent number: 6567932Abstract: A system and method for communicating with an integrated circuit is provided that allows an integrated circuit to communicate debugging information and system bus transaction information with an external system. The system may include an interface protocol that provides flow control between the integrated circuit and the external system. The system may include a high-speed link and/or a JTAG link for communicating information. A link may be automatically selected by a debug circuit, or selected by an on-chip device or external system. The high-speed link enables real-time collection of trace information. Links may be memory-mapped, such that on-chip devices and other devices attached to the system bus may access the external system. The high-speed link may also operate at a rate which is integrally coupled with a rate of the processor or system bus. Further, the high-speed link may be adapted to change speeds in response to a change in operating speed of the system bus or processor.Type: GrantFiled: October 1, 1999Date of Patent: May 20, 2003Assignee: STMicroelectronics LimitedInventors: David Alan Edwards, Anthony Willis Rich
-
Patent number: 6557119Abstract: A computer system, comprising at least one central processing unit and a memory unit coupled to the at least one central processing unit, a set of watchpoints defined in the computer system; each watchpoint in the set of watchpoints comprising a programmable precondition register and a programmable action register, a set of latches, and selection circuitry that selects one latch in the set of latches to couple an output of an action register to an input of the selected latch.Type: GrantFiled: October 1, 1999Date of Patent: April 29, 2003Assignee: STMicroelectronics LimitedInventors: David Alan Edwards, Anthony Willis Rich
-
Publication number: 20030056154Abstract: A system and method for communicating with an integrated circuit is provided that allows an integrated circuit to communicate debugging information and system bus transaction information with an external system. The system may include an interface protocol that provides flow control between the integrated circuit and the external system. The system may include a high-speed link and/or a JTAG link for communicating information. A link may be automatically selected by a debug circuit, or selected by an on-chip device or external system. The high-speed link enables real-time collection of trace information. Links may be memory-mapped, such that on-chip devices and other devices io attached to the system bus may access the external system. The high-speed link may also operate at a rate which is integrally coupled with a rate of the processor or system bus. Further, the high-speed link may be adapted to change speeds in response to a change in operating speed of the system bus or processor.Type: ApplicationFiled: October 1, 1999Publication date: March 20, 2003Inventors: David Alan Edwards, Anthony Willis Rich
-
Patent number: 6530047Abstract: A system and method for communicating with an integrated circuit is provided that allows an integrated circuit to communicate debugging information and system bus transaction information with an external system. The system may include an interface protocol that provides flow control between the integrated circuit and the external system. The system may include a high-speed link and/or a JTAG link for communicating information. A link may be automatically selected by a debug circuit, or selected by an on-chip device or external system. The high-speed link enables real-time collection of trace information. Links may be memory-mapped, such that on-chip devices and other devices attached to the system bus may access the external system. The high-speed link may also operate at a rate which is integrally coupled with a rate of the processor or system bus. Further, the high-speed link may be adapted to change speeds in response to a change in operating speed of the system bus or processor.Type: GrantFiled: October 1, 1999Date of Patent: March 4, 2003Assignee: STMicroelectronics LimitedInventors: David Alan Edwards, Stephen James Wright, Bernard Ramanadin
-
Patent number: 6526501Abstract: An adapter device for assisting debugging of a microprocessor on a single integrated circuit chip, the integrated circuit chip comprising an on-chip CPU with a plurality of registers, a communication bus providing a parallel communication path between the CPU and a first memory local to the CPU and an external communication port connected to the said bus on the integrated circuit chip, the communication port having an internal connection to the said bus of an internal parallel signal format and an external connection to the adapter unit of a first external format less parallel than the said internal format; the adapter device comprising a first communication unit for connection to the communication port with the first external format; a second communication unit for connection to an external computer device with a second external format having a higher latency than the first external format; a second memory local to the adapter device; and a processing unit local to the adapter device and operable: (a) in a fType: GrantFiled: March 12, 1999Date of Patent: February 25, 2003Assignee: STMicroelectronics LimitedInventors: David Alan Edwards, Andrew Michael Jones
-
Patent number: 6502210Abstract: A computer system including at least one central processing unit, a memory unit coupled to the at least one central processing unit, a set of watchpoints a set of watchpoints defined in the computer system, each watchpoint in the set of watchpoints including a programmable precondition register that stores a set of precondition codes, wherein the set of precondition codes is identical for each watchpoint in the set of watchpoints and a programmable action register that stores a set of action codes, wherein the set of action codes is identical for each watchpoint in the set of watchpoints, and a first comparator, having inputs coupled to the precondition register, that compares at least one precondition code in the set of precondition codes with a first data value in the computer system and provides a signal to the action register in response thereto. A method of triggering a watchpoint in a computer system is also provided.Type: GrantFiled: October 1, 1999Date of Patent: December 31, 2002Assignee: STMicroelectronics, Ltd.Inventor: David Alan Edwards
-
Publication number: 20020188822Abstract: An adapter device for assisting debugging of a microprocessor on a single integrated circuit chip, the integrated circuit chip comprising an on-chip CPU with a plurality of registers, a communication bus providing a parallel communication path between the CPU and a first memory local to the CPU and an external communication port connected to the said bus on the integrated circuit chip, the communication port having an internal connection to the said bus of an internal parallel signal format and an external connection to the adapter unit of a first external format less parallel than the said internal format; the adapter device comprising a first communication unit for connection to the communication port with the first external format; a second communication unit for connection to an external computer device with a second external format having a higher latency than the first external format; a second memory local to the adapter device; and a processing unit local to the adapter device and operable: (a) in a fType: ApplicationFiled: March 12, 1999Publication date: December 12, 2002Inventors: DAVID ALAN EDWARDS, ANDREW MICHAEL JONES
-
Patent number: 6487683Abstract: A computer system, including a central processing unit and a memory unit coupled to the at least one central processing unit, a set of watchpoints defined in the computer system, each watchpoint in the set of watchpoints including a programmable precondition register that stores a set of precondition codes, wherein the set of precondition codes is identical for each watchpoint in the set of watchpoints, a programmable action register that stores a set of action codes, wherein the set of action codes is identical for each watchpoint in the set of watchpoints, a set of latches, each latch having an input and an output, and circuitry that couples at least one latch in the set of latches to at least two watchpoints in the set of watchpoints so that there is a predetermined relationship between triggering of the at least two watchpoints. A method of filtering debugging data in a computer system is also provided.Type: GrantFiled: October 1, 1999Date of Patent: November 26, 2002Assignee: STMicroelectronics LimitedInventor: David Alan Edwards
-
Publication number: 20020169898Abstract: A computer system comprising a microprocessor on a single integrated circuit chip connected to an external computer device via an adapter device; the integrated circuit chip having an on-chip CPU with a plurality of registers and a communication bus providing a parallel communication path between the CPU and a first memory local to the CPU, the integrated circuit further comprising an external communication port connected to the said bus on the integrated circuit chip, the port having an internal connection to the said bus of an internal parallel signal format and an external connection to the adapter unit of a first external format less parallel than the said internal format; the adapter device being connected to the external communication port with the first external format and to the external computer with a second external format having a higher latency than the first external format, the adapter device having an interface for translating between the first external format and the second external format; tType: ApplicationFiled: March 12, 1999Publication date: November 14, 2002Inventor: DAVID ALAN EDWARDS
-
Patent number: 6463553Abstract: A method of filtering debugging data in a computer system including at least one central processing unit and a memory unit coupled to the at least one central processing unit.Type: GrantFiled: October 1, 1999Date of Patent: October 8, 2002Assignee: STMicroelectronics, Ltd.Inventor: David Alan Edwards
-
Patent number: 6457124Abstract: A single integrated circuit chip connected to an external computer device. The chip includes a CPU with registers, a bus for addressing devices assigned to a memory address space of the CPU and providing a parallel path between the CPU and a first memory local to the CPU, an address memory for storing addresses assigned to the devices, and an external port connected to the bus. The port includes an internal parallel signal format connection to the bus and a less parallel external connection to the external computer device. The port forms part of the memory address space of the CPU. The external computer device includes a second memory local to the external computer device and accessible by the CPU through the port. Address diversion means are provided for reconfiguring the memory address space of the CPU to assign to the port memory addresses of another one of the devices.Type: GrantFiled: March 12, 1999Date of Patent: September 24, 2002Assignee: STMicroelectronics LimitedInventors: David Alan Edwards, Andrew Michael Jones
-
Patent number: 6389498Abstract: A computer system that includes a microprocessor, and at least one other device on a single integrated circuit chip that can be connected to an external computer device. The integrated circuit chip includes: an on-chip CPU having a plurality of registers, a communication bus for providing a parallel communication path between the CPU and a first memory local to the CPU, and an external communication port connected to the communication bus. The port [having] has an internal connection to the communication bus with an internal parallel signal format and an external connection to the external computer device with an external format less parallel than the internal parallel signal format.Type: GrantFiled: March 12, 1999Date of Patent: May 14, 2002Assignee: STMicroelectronics LimitedInventors: David Alan Edwards, Andrew Michael Jones
-
Patent number: 6378064Abstract: A computer system comprising a microprocessor on a single integrated circuit chip having an on-chip CPU which includes: a data processing unit for executing instructions; a data link connected between a memory and the data processing unit for passing instructions to the data processing unit; a watch register for storing an instruction comparison code; and a watch comparator coupled to the data link for comparing the instructions passed on the data link with the instruction comparison code and generating a comparison output signal in dependence on the result of the comparison.Type: GrantFiled: March 12, 1999Date of Patent: April 23, 2002Assignee: STMicroelectronics LimitedInventors: David Alan Edwards, Glenn Ashley Farrall
-
Patent number: 6356960Abstract: There is disclosed a computer system including a microprocessor on an integrated circuit chip comprising an on-chip CPU and a debugging port connected to a communication bus on the integrated circuit and to an external debugging computer device. The external debugging device is operable to transmit control signals through the debugging port: a) to stop execution by the CPU of instructions obtained from a first on-chip memory; b) to provide from a second memory associated with the external debugging computer device a debugging routine to be executed by the CPU; and c) to restart operation of the CPU after the routine with execution of instructions from an address determined by the external debugging device. The on-chip CPU is operable with code in the first memory which is independent of the debugging routine. A method of operating such a computer system with an external debugging device is also disclosed.Type: GrantFiled: November 9, 2000Date of Patent: March 12, 2002Assignee: SGS-Thomson Microelectronics LimitedInventors: Andrew Michael Jones, David Alan Edwards, Michael David May
-
Patent number: 6301657Abstract: There is disclosed a computer,system including a microprocessor on an integrated circuit chip comprising an on-chip CPU and a communication bus. The communication bus provides a parallel communication path between the CPU and the first memory local to the CPU. An external port of the integrated circuit is connected to said bus and to an external computer device having a second memory. The external computer device is operable to transmit control signals through the port: a) to suspend execution by the CPU of instructions obtained from the first memory; b) to provide from the second memory boot code to be executed by the CPU; and c) to restart operation of the CPU using said boot code. There is also disclosed a method of operating such a computer system.Type: GrantFiled: July 21, 2000Date of Patent: October 9, 2001Assignee: STMicroelectronics LimitedInventors: Andrew Michael Jones, David Alan Edwards, Michael David May