Patents by Inventor David Bang
David Bang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11911610Abstract: Methods of reducing the viability of cancer cells, preventing cancer cells of a subject from developing resistance to TTFields, and restoring sensitivity of cancer cells to TTFields by recommending or prescribing a PTGER3 inhibitor to a subject and applying an alternating electric field to the cancer cells are provided. In some instances, sensitivity of cancer cells to TTFields can be restored with one or more PTGER3 inhibitors (e.g., NSAIDs, cox2 inhibitors).Type: GrantFiled: March 27, 2020Date of Patent: February 27, 2024Assignee: Novocure GmbHInventors: David Tran, Son Bang Le, Dongjiang Chen
-
Publication number: 20160020383Abstract: A method for integrating a magnetic tunnel junction (MTJ) device into an integrated circuit includes providing in a semiconductor back-end-of-line (BEOL) process flow a substrate having a first interlevel dielectric layer and at least a first conductive interconnect. Over the first interlevel dielectric layer and the first conductive interconnect, magnetic tunnel junction material layers are deposited. From the material layers a magnetic tunnel junction stack, coupled to the first conductive interconnect, is defined using a single mask process. The magnetic tunnel junction stack is integrated into the integrated circuit.Type: ApplicationFiled: September 30, 2015Publication date: January 21, 2016Inventors: Seung H. KANG, David BANG, Kangho LEE
-
Patent number: 9159910Abstract: A method for integrating a magnetic tunnel junction (MTJ) device into an integrated circuit includes providing in a semiconductor back-end-of-line (BEOL) process flow a substrate having a first interlevel dielectric layer and at least a first metal interconnect. Over the first interlevel dielectric layer and the first metal interconnect, magnetic tunnel junction material layers are deposited. From the material layers a magnetic tunnel junction stack, coupled to the first metal interconnect, is defined using a single mask process. The magnetic tunnel junction stack is integrated into the integrated circuit.Type: GrantFiled: January 19, 2009Date of Patent: October 13, 2015Assignee: QUALCOMM IncorporatedInventors: Seung H. Kang, David Bang, Kangho Lee
-
Patent number: 8933567Abstract: A semiconductor die has multiple discontinuous conductive segments arranged around a periphery of the semiconductor die, and an electrically insulating barrier within discontinuities between the conductive segments. The conductive segments and the barriers form a mechanically continuous seal ring around the semiconductor die.Type: GrantFiled: May 21, 2010Date of Patent: January 13, 2015Assignee: QUALCOMM IncorporatedInventors: David Bang, Thomas Andrew Myers
-
Patent number: 8483997Abstract: A computer program product estimates performance of a back end of line (BEOL) structure of a semiconductor integrated circuit (IC). Code executes on a computer to dynamically predict an electrical resistance of the BEOL structure based on input data specific to multiple layers of the BEOL structure. The BEOL structure can be a contact or a via. The layers of the contact/via include an inner filling material and an outer liner. The code accounts for a width scatter effect of the inner filling material, as well as a slope profile of the contact/via.Type: GrantFiled: June 26, 2009Date of Patent: July 9, 2013Assignee: QUALCOMM IncorporatedInventors: Xia Li, Wei Zhao, David Bang, Yu Cao, Seung H. Kang, Matthew Nowak
-
Patent number: 8207569Abstract: Capacitive structures in integrated circuits are disclosed. The capacitive structures are formed on a substrate. Each capacitive structure includes a first conductive finger and a second conductive finger. The first and second conductive fingers are arranged in parallel with each other and separated from each other by a dielectric material. The first finger is connected to a first interconnect and the second conductive finger is connected to a second interconnect. A first capacitor is formed from a first group of the plurality of capacitive structures having respective interconnects coupled together. A second capacitor is formed from a second group of the plurality of capacitive structures having respective interconnects coupled together. The capacitive structures of the first group are intertwined with the capacitive structures of the second group.Type: GrantFiled: June 6, 2007Date of Patent: June 26, 2012Assignee: QUALCOMM, IncorporatedInventor: David Bang
-
Publication number: 20110284994Abstract: A semiconductor die has multiple discontinuous conductive segments arranged around a periphery of the semiconductor die, and an electrically insulating barrier within discontinuities between the conductive segments. The conductive segments and the barriers form a mechanically continuous seal ring around the semiconductor die.Type: ApplicationFiled: May 21, 2010Publication date: November 24, 2011Applicant: QUALCOMM IncorporatedInventors: David Bang, Thomas Andrew Myers
-
Patent number: 7973541Abstract: Techniques for estimating resistance and capacitance of metal interconnects are described. An apparatus may include an interconnect, a set of pads, a set of isolation circuits, and a test circuit. The set of pads may be coupled to the interconnect and used for simultaneously applying a current through the interconnect and measuring a voltage across the interconnect. The current and voltage may be used to estimate the resistance of the interconnect. The test circuit may charge and discharge the interconnect to estimate the capacitance of the interconnect. The isolation circuits may isolate the pads from the interconnect when the test circuit charges and discharges the interconnect. The apparatus may further include another interconnect, another set of pads, and another set of isolation circuits that may be coupled in a mirror manner. Resistance and/or capacitance mismatch between the two interconnects may be accurately estimated.Type: GrantFiled: December 6, 2007Date of Patent: July 5, 2011Assignee: QUALCOMM IncorporatedInventors: Jayakannan Jayapalan, David Bang, Yang Du
-
Patent number: 7675372Abstract: A configurable ring oscillator is operated in a first configuration so that an oscillating signal passes from a first node to a second node through a first signal path. A first measurement of an operational characteristic is made. The ring oscillator is operated in a second configuration where an oscillating signal passes from the first node to the second node through a second signal path. A second measurement is made. The first and second measurements are used to determine a circuit simulator parameter. If the first path has little interconnect and the second path has substantial interconnect, then the effect on circuit operation due to interconnect loading can be isolated from the effects on circuit operation due to variations in transistor performance. If the first and second paths are laid out to be identical, then the first and second measurements are usable to determine a circuit simulator mismatch parameter.Type: GrantFiled: March 23, 2007Date of Patent: March 9, 2010Assignee: QUALCOMM IncorporatedInventors: David Bang, Jayakannan Jayapalan
-
Publication number: 20100057411Abstract: A computer program product estimates performance of a back end of line (BEOL) structure of a semiconductor integrated circuit (IC). Code executes on a computer to dynamically predict an electrical resistance of the BEOL structure based on input data specific to multiple layers of the BEOL structure. The BEOL structure can be a contact or a via. The layers of the contact/via include an inner filling material and an outer liner. The code accounts for a width scatter effect of the inner filling material, as well as a slope profile of the contact/via.Type: ApplicationFiled: June 26, 2009Publication date: March 4, 2010Applicant: Qualcomm, Inc.Inventors: Xia Li, Wei Zhao, David Bang, Yu Cao, Seung H. Kang, Matthew Nowak
-
Publication number: 20090261433Abstract: A method for integrating a magnetic tunnel junction (MTJ) device into an integrated circuit includes providing in a semiconductor back-end-of-line (BEOL) process flow a substrate having a first interlevel dielectric layer and at least a first metal interconnect. Over the first interlevel dielectric layer and the first metal interconnect, magnetic tunnel junction material layers are deposited. From the material layers a magnetic tunnel junction stack, coupled to the first metal interconnect, is defined using a single mask process. The magnetic tunnel junction stack is integrated into the integrated circuit.Type: ApplicationFiled: January 19, 2009Publication date: October 22, 2009Applicant: QUALCOMM INCORPORATEDInventors: Seung H. Kang, David Bang, Kangho Lee
-
Publication number: 20090146681Abstract: Techniques for estimating resistance and capacitance of metal interconnects are described. An apparatus may include an interconnect, a set of pads, a set of isolation circuits, and a test circuit. The set of pads may be coupled to the interconnect and used for simultaneously applying a current through the interconnect and measuring a voltage across the interconnect. The current and voltage may be used to estimate the resistance of the interconnect. The test circuit may charge and discharge the interconnect to estimate the capacitance of the interconnect. The isolation circuits may isolate the pads from the interconnect when the test circuit charges and discharges the interconnect. The apparatus may further include another interconnect, another set of pads, and another set of isolation circuits that may be coupled in a mirror manner. Resistance and/or capacitance mismatch between the two interconnects may be accurately estimated.Type: ApplicationFiled: December 6, 2007Publication date: June 11, 2009Applicant: QUALCOMM IncorporatedInventors: Jayakannan Jayapalan, David Bang, Yang Du
-
Publication number: 20080304205Abstract: Capacitive structures in integrated circuits are disclosed. The capacitive structures are formed on a substrate. Each capacitive structure includes a first conductive finger and a second conductive finger. The first and second conductive fingers are arranged in parallel with each other and separated from each other by a dielectric material. The first finger is connected to a first interconnect and the second conductive finger is connected to a second interconnect. A first capacitor is formed from a first group of the plurality of capacitive structures having respective interconnects coupled together. A second capacitor is formed from a second group of the plurality of capacitive structures having respective interconnects coupled together. The capacitive structures of the first group are intertwined with the capacitive structures of the second group.Type: ApplicationFiled: June 6, 2007Publication date: December 11, 2008Inventor: David Bang
-
Publication number: 20080048790Abstract: A configurable ring oscillator is operated in a first configuration so that an oscillating signal passes from a first node to a second node through a first signal path. A first measurement of an operational characteristic is made. The ring oscillator is operated in a second configuration where an oscillating signal passes from the first node to the second node through a second signal path. A second measurement is made. The first and second measurements are used to determine a circuit simulator parameter. If the first path has little interconnect and the second path has substantial interconnect, then the effect on circuit operation due to interconnect loading can be isolated from the effects on circuit operation due to variations in transistor performance. If the first and second paths are laid out to be identical, then the first and second measurements are usable to determine a circuit simulator mismatch parameter.Type: ApplicationFiled: March 23, 2007Publication date: February 28, 2008Applicant: QUALCOMM INCORPORATEDInventors: David Bang, Jayakannan Jayapalan
-
Publication number: 20060201550Abstract: The claimed universal polymeric molded fire hydrant is lightweight, weather resistant and will meet the UL, FM, NFPA and AWWA standards established for conventional metallic hydrants. Polymeric fire hydrants will also exceed standard performance expectations by eliminating rusting, binding, cracking and the associated need for periodic painting and lubrication. This polymeric fire hydrant costs less to produce than traditional metallic models providing significant costs savings to commercial and residential developers as well as municipalities. The inherent light weight nature of the units will reduce manpower and heavy equipment required to install it. This hydrant can be manufactured to resemble all existing traditional hydrant designs and performance specifications and will allow for future design modifications as future performance specifications and designs evolve.Type: ApplicationFiled: March 14, 2005Publication date: September 14, 2006Inventors: Peter Blyth, David Bangs
-
Patent number: 6380556Abstract: A test structure used to measure metal bottom coverage in semiconductor integrated circuits. The metal is deposited in etched trenches, vias and/or contacts created during the integrated circuit manufacturing process. A predetermined pattern of probe contacts are disposed about the semiconductor wafer. Metal deposited in the etched areas is heated to partially react with the underlying and surrounding undoped material. The remaining unreacted metal layer is then removed, and an electrical current is applied to the probe contacts. The resistance of the reacted portion of metal and undoped material is measured to determine metal bottom coverage. Some undoped material may also be removed to measure metal sidewall coverage. The predetermined pattern of probe contacts is preferably arranged in a Kelvin or Vander Paaw structure.Type: GrantFiled: July 19, 2000Date of Patent: April 30, 2002Assignee: Advanced Micro Devices, Inc.Inventors: David Bang, Takeshi Nogami, Guarionex Morales, Shekhar Pramanick
-
Patent number: 6274915Abstract: A design for an MOS transistor deliberately uses depletion in a polysilicon gate electrode to improve circuit performance. Conventional transistor design seeks to minimize depletion in a polysilicon gate electrode to increase drive current. According to an embodiment of the present invention, appropriate levels of depletion in the gate electrode, larger than conventional levels, simultaneously provide desired drive current while minimizing circuit delay. According to another aspect, circuit performance is improved by adjusting doping levels in the channel region to maintain a threshold voltage at the same level as that which is achieved with minimum depletion in a polysilicon gate electrode. A method of fabricating an MOS device including a polysilicon gate electrode with increased depletion is also provided.Type: GrantFiled: January 5, 1999Date of Patent: August 14, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Srinath Krishnan, Ming-Yin Hao, David Bang, Witold Maszara
-
Patent number: 6268277Abstract: A method of reducing intralevel capacitance in a damascene metalization process employs entrapped air gaps between metal lines. The method involves forming a metalization pattern using a damascene process which includes forming at least first and second metal regions separated by a dielectric region, forming an air gap at least partially within the dielectric region, and sealing the air gap to entrap the air gap between the first and second metal regions thereby reducing intralevel capacitance between the first and second metal regions.Type: GrantFiled: July 16, 1999Date of Patent: July 31, 2001Assignee: Advanced Micro Devices, Inc.Inventor: David Bang
-
Patent number: 6169039Abstract: An integrated circuit and a method of forming an integrated circuit is described. The integrated circuit includes a silicon substrate, a dielectric stack formed on the silicon substrate, and conductive metal lines overlying the silicon substrate. A first layer of low-k dielectric material overlies the at least one conductive metal line, and a second layer of low-k dielectric material overlies the first layer of low-k dielectric material. The first layer of low-k dielectric material is electron beam (E-beam) cured and the second layer of low-k dielectric material is thermally cured.Type: GrantFiled: November 6, 1998Date of Patent: January 2, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Ming-Ren Lin, Shekhar Pramanick, David Bang
-
Patent number: 6127193Abstract: A test structure used to measure metal bottom coverage in semiconductor integrated circuits. The metal is deposited in etched trenches, vias and/or contacts created during the integrated circuit manufacturing process. A predetermined pattern of probe contacts are disposed about the semiconductor wafer. Metal deposited in the etched areas is heated to partially react with the underlying and surrounding undoped material. The remaining unreacted metal layer is then removed, and an electrical current is applied to the probe contacts. The resistance of the reacted portion of metal and undoped material is measured to determine metal bottom coverage. Some undoped material may also be removed to measure metal sidewall coverage. The predetermined pattern of probe contacts is preferably arranged in a Kelvin or Vander Paaw structure.Type: GrantFiled: May 18, 1998Date of Patent: October 3, 2000Assignee: Advanced Micro Devices, Inc.Inventors: David Bang, Takeshi Nogami, Guarionex Morales, Shekhar Pramanick