Patents by Inventor David Coyne
David Coyne has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10862471Abstract: A signal modulator for modulating at least one input signal is disclosed. The modulator includes an adaptive ramp generator receiving a clock signal having a clock cycle. The adaptive ramp generator provides a ramp signal having a profile starting from a minimum level adjusted in each clock cycle. The signal modulator may receive a first, second, and third input signal, and a clock signal. The first and second input signals may derive from a single signal where the second signal is equal to the first signal shifted by 180 degrees. The third signal may be a fixed level that sets the nominal duty cycle of the modulator. The input signal having the highest amplitude among the first, second, and third input signals is identified. The minimum level of the ramp signal is adjusted, and the peak value of the ramp maintained substantially equal to the signal having the highest amplitude.Type: GrantFiled: February 28, 2019Date of Patent: December 8, 2020Assignee: Dialog Semiconductor (UK) LimitedInventor: David Coyne
-
Publication number: 20200280306Abstract: A signal modulator for modulating at least one input signal is disclosed. The modulator includes an adaptive ramp generator receiving a clock signal having a clock cycle. The adaptive ramp generator provides a ramp signal having a profile starting from a minimum level adjusted in each clock cycle. The signal modulator may receive a first, second, and third input signal, and a clock signal. The first and second input signals may derive from a single signal where the second signal is equal to the first signal shifted by 180 degrees,. The third signal may be a fixed level that sets the nominal duty cycle of the modulator. The input signal having the highest amplitude among the first, second, and third input signals is identified. The minimum level of the ramp signal is adjusted, and the peak value of the ramp maintained substantially equal to the signal having the highest amplitude.Type: ApplicationFiled: February 28, 2019Publication date: September 3, 2020Inventor: David Coyne
-
Patent number: 8657128Abstract: An improved golf club holder having a base, tubular casings, and pins. The base has a plurality of openings. The tubular casings are attached to the underside of the base at each plurality of openings. A golfer can insert a golf club into an opening in the base and allow the club to move down through the shaft of the tubular casing until the butt of the golf club rests upon a pin. Resting upon a pin, the golf club will stand vertically in the tubular casing shaft. This golf club holder differs in that it is an immobile apparatus fixed at ground-level by compression of ground to a golf course. Therefore, a golfer will not need to purchase their own golf club holder, transport it to and from the cart, insert a sharp object into the ground, bend to utilize, or attach it to a golf bag.Type: GrantFiled: August 25, 2011Date of Patent: February 25, 2014Inventors: Matthew David Coyne, Michael Charles Landi
-
Patent number: 8427194Abstract: An improvement in the security of a logic system by minimizing observable features such as the power supply or electromagnetic radiation, so called, “side-channel attacks”. Specifically, the present invention comprises a technique and methods for reducing the ability of an intruder to monitor the relationship between currents in the system and the data in the system through the use of a randomized clock wherein the clock eye diagram is closed and without significant reduction in maximum operating speed compared to the reduction in maximum operating frequency that occurs when using conventional means of additive jitter. A system where the clock eye diagram is completely closed is provably more secure than systems where the clock eye diagram is partially open.Type: GrantFiled: May 24, 2011Date of Patent: April 23, 2013Inventors: Alexander Roger Deas, David Coyne
-
Publication number: 20130048585Abstract: An improved golf club holder having a base, tubular casings, and pins. The base has a plurality of openings. The tubular casings are attached to the underside of the base at each plurality of openings. A golfer can insert a golf club into an opening in the base and allow the club to move down through the shaft of the tubular casing until the butt of the golf club rests upon a pin. Resting upon a pin, the golf club will stand vertically in the tubular casing shaft. This golf club holder differs in that it is a permanent structure to a golf course. Therefore, a golfer will not need to purchase their own golf club holder, transport it to and from the cart, insert a sharp object into the ground, bend to utilize, or attach it to a golf bag.Type: ApplicationFiled: August 25, 2011Publication date: February 28, 2013Inventors: Matthew David Coyne, Michael Charles Landi
-
Publication number: 20110299678Abstract: A technique and method for improving the security of the usage of a key in devices or systems with modes of operation that must be secured whereby the key has multiple fields with timing information that must be matched to transitions of a randomly generated clock, the randomly generated clock derived from a fixed frequency clock, whereby tampering of the fixed frequency clock will result in detection of the security attack and exit from the secure mode of operation.Type: ApplicationFiled: May 24, 2011Publication date: December 8, 2011Inventors: Alexander Roger DEAS, David COYNE
-
Publication number: 20110289593Abstract: A technique and method for creating a provably secure communications channel between two devices making the observation, recovery and modification of the data within the communications channel difficult. Specifically, the present invention compromises a technique and method for protecting the data within a data channel where security must be assured.Type: ApplicationFiled: May 24, 2011Publication date: November 24, 2011Inventors: Alexander Roger DEAS, David COYNE
-
Publication number: 20110285420Abstract: An improvement in the security of a logic system by minimising observable features such as the power supply or electromagnetic radiation, so called, “side-channel attacks”. Specifically, the present invention comprises a technique and methods for reducing the ability of an intruder to monitor the relationship between currents in the system and the data in the system through the use of a randomised clock wherein the clock eye diagram is closed and without significant reduction in maximum operating speed compared to the reduction in maximum operating frequency that occurs when using conventional means of additive jitter. A system where the clock eye diagram is completely closed is provably more secure than systems where the clock eye diagram is partially open.Type: ApplicationFiled: May 24, 2011Publication date: November 24, 2011Inventors: Alexander Roger DEAS, David COYNE
-
Publication number: 20110285421Abstract: An improvement in the security of a logic system from attacks that observable features such as the power supply or electromagnetic radiation, so called, “side-channel attacks”. Specifically, the present invention comprises a technique and method for reducing ability to monitor the relationship between currents in the system and the data in the system by closing the overall clock eye diagram, whilst keeping the eye diagram for connected stages open. The degree of eye closure for connected pipeline stages allows the system to run closer to its maximum operating speed compared to the use of system wide clock jitter, yet the overall closure provides security that is absent from systems with a partially open eye.Type: ApplicationFiled: May 24, 2011Publication date: November 24, 2011Inventors: Alexander Roger DEAS, David COYNE
-
Publication number: 20110260749Abstract: An improvement in the security of a logic system from attacks that observable features such as the power supply or electromagnetic radiation, so called, “side-channel attacks”. Specifically, the present invention comprises a technique and method for reducing ability to monitor the relationship between currents in the system and the data in the system by closing the overall clock eye diagram, whilst keeping the eye diagram for connected stages open. The degree of eye closure for connected pipeline stages allows the system to run closer to its maximum operating speed compared to the use of system wide clock jitter, yet the overall closure provides security that is absent from systems with a partially open eye.Type: ApplicationFiled: April 26, 2011Publication date: October 27, 2011Inventors: Alexander Roger DEAS, David COYNE
-
Patent number: 7987063Abstract: Automated test equipment (ATE) used to test semiconductor components during the manufacturing process. The ATE generates and measures signals at test points of a device under test. The ATE includes a signal formatter with an SR latch having set an reset inputs each connected through or coupled to a number of signal channels. Each signal channel may receive a long pulse from a timing generator and generate a short pulse. Each signal channel has a current steering circuit that couples the short pulses to the set or reset ports of the latch. Because the outputs of each current steering circuit have a high impedance when not sending a pulse, multiplexing circuitry and/or circuitry to logically OR the outputs of separate signal channels are unnecessary. The hardware eliminated by this design simplifies and improves the ATE. Additionally, the latch can be set and reset in quick succession with good timing resolution.Type: GrantFiled: April 22, 2008Date of Patent: July 26, 2011Assignee: Teradyne, Inc.Inventors: David Coyne, Igor Abrosimov
-
Patent number: 7702004Abstract: Bidirectional differential point to point simultaneous high speed signalling is provided between integrated circuits with highly effective echo canceling. Each integrated circuit comprises a transmitter for transmitting a first signal to another integrated circuit and a receiver for receiving a second signal from the other integrated circuit. The transmitter has an output buffer; a receiver has a receiver buffer and is co-located on the same integrated circuit; and a differential buffer is coupled between the input of the transmitter buffer and the output of the receiver buffer. To increase the quality of receiving the second signal, a third signal adjusted in phase and amplitude is coupled at the output of the receive buffer, so that the echoing of the first signal is canceled. Preferably, the rise time of the third signal is also adjusted.Type: GrantFiled: December 9, 2003Date of Patent: April 20, 2010Inventors: Alexander Roger Deas, Igor Anatolievich Abrosimov, David Coyne
-
Publication number: 20090261872Abstract: Automated test equipment (ATE) used to test semiconductor components during the manufacturing process. The ATE generates and measures signals at test points of a device under test. The ATE includes a signal formatter with an SR latch having set and reset inputs each connected through or coupled to a number of signal channels. Each signal channel may receive a long pulse from a timing generator and generate a short pulse. Each signal channel has a current steering circuit that couples the short pulses to the set or reset ports of the latch. Because the outputs of each current steering circuit have a high impedance when not sending a pulse, multiplexing circuitry and/or circuitry to logically OR the outputs of separate signal channels are unnecessary. The hardware eliminated by this design simplifies and improves the ATE. Additionally, the latch can be set and reset in quick succession with good timing resolution.Type: ApplicationFiled: April 22, 2008Publication date: October 22, 2009Applicant: Teradyne, Inc.Inventors: David Coyne, Igor Abrosimov
-
Patent number: 7197572Abstract: A shared I/O subsystem for a plurality of computer systems where a plurality of virtual I/O interfaces are communicatively coupled to the computer systems. Each of the computer systems includes a virtual adapter that communicates with one of the virtual I/O interfaces. The shared I/O subsystem also includes a plurality of I/O interfaces and a forwarding function. The forwarding function includes a plurality of forwarding table entries that logically arrange the shared I/O subsystem into one or more logical switches. Each of the logical switches communicatively couples one or more of the virtual I/O interfaces to one of the I/O interfaces. A logical switch receives a first I/O packet from one of the virtual I/O interfaces and directs the first I/O packet to at least one of the I/O interface and one or more of other ones of the virtual I/O interfaces. A logical switch also receives a second I/O packet from the I/O interface and directs the second I/O packet to one or more of the virtual I/O interfaces.Type: GrantFiled: June 28, 2002Date of Patent: March 27, 2007Assignee: Qlogic, CorporationInventors: Todd Matters, Todd Rimmer, Duane McCrory, Joseph David Coyne
-
Patent number: 7143196Abstract: A shared I/O subsystem for a plurality of computer systems. The shared I/O subsystem includes a plurality of ports that communicatively couple the computer systems to the shared I/O subsystem where each of the ports includes at least one corresponding bit in an adjustable span port register. Data packets arriving on the plurality of ports may be selectively provided to a span port based on a current state of the adjustable span port register.Type: GrantFiled: June 28, 2002Date of Patent: November 28, 2006Assignee: Silverstorm Technologies, IncInventors: Todd Rimmer, Duane McCrory, William P. Jordan, Joseph David Coyne
-
Publication number: 20040116160Abstract: Bidirectional differential point to point simultaneous high speed signalling is provided between integrated circuits with highly effective echo canceling. Each integrated circuit comprises a transmitter for transmitting a first signal to another integrated circuit and a receiver for receiving a second signal from the other integrated circuit. The transmitter has an output buffer; a receiver has a receiver buffer and is co-located on the same integrated circuit; and a differential buffer is coupled between the input of the transmitter buffer and the output of the receiver buffer. To increase the quality of receiving the second signal, a third signal adjusted in phase and amplitude is coupled at the output of the receive buffer, so that the echoing of the first signal is canceled. Preferably, the rise time of the third signal is also adjusted.Type: ApplicationFiled: December 9, 2003Publication date: June 17, 2004Applicant: Acuid Corporation (Guernsey) LimitedInventors: Alexander Roger Deas, Igor Anatolievich Abrosimov, David Coyne
-
Publication number: 20040109496Abstract: Bidirectional differential point to point simultaneous high speed signalling is provided between integrated circuits with highly effective echo canceling. Each integrated circuit comprises a transmitter for transmitting a first signal to another integrated circuit and a receiver for receiving a second signal from the other integrated circuit. The transmitter has an output buffer; a receiver has a receiver buffer and is co-located on the same integrated circuit; and a differential buffer is coupled between the input of the transmitter buffer and the output of the receiver buffer. To increase the quality of receiving the second signal, a third signal adjusted in phase and amplitude is coupled at the output of the receive buffer, so that the echoing of the first signal is canceled.Type: ApplicationFiled: March 14, 2003Publication date: June 10, 2004Inventors: Alexander Roger Deas, Igor Anatolievich Abrosimov, David Coyne
-
Publication number: 20030217183Abstract: A shared I/O subsystem for a plurality of computer systems. The shared I/O subsystem includes a plurality of ports that communicatively couple the computer systems to the shared I/O subsystem where each of the ports includes at least one corresponding bit in an adjustable span port register. Data packets arriving on the plurality of ports may be selectively provided to a span port based on a current state of the adjustable span port register.Type: ApplicationFiled: June 28, 2002Publication date: November 20, 2003Inventors: Todd Rimmer, Duane McCrory, William P. Jordan, Joseph David Coyne
-
Publication number: 20030208551Abstract: A shared I/O subsystem for a plurality of computer systems where a plurality of virtual I/O interfaces are communicatively coupled to the computer systems. Each of the computer systems includes a virtual adapter that communicates with one of the virtual I/O interfaces. The shared I/O subsystem also includes a plurality of I/O interfaces and a forwarding function. The forwarding function includes a plurality of forwarding table entries that logically arrange the shared I/O subsystem into one or more logical switches. Each of the logical switches communicatively couples one or more of the virtual I/O interfaces to one of the I/O interfaces. A logical switch receives a first I/O packet from one of the virtual I/O interfaces and directs the first I/O packet to at least one of the I/O interface and one or more of other ones of the virtual I/O interfaces. A logical switch also receives a second I/O packet from the I/O interface and directs the second I/O packet to one or more of the virtual I/O interfaces.Type: ApplicationFiled: June 28, 2002Publication date: November 6, 2003Inventors: Todd Matters, Todd Rimmer, Duane McCrory, Joseph David Coyne
-
Patent number: D697154Type: GrantFiled: January 7, 2013Date of Patent: January 7, 2014Inventors: Matthew David Coyne, Michael Charles Landi