Patents by Inventor David H. McIntyre
David H. McIntyre has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11960435Abstract: A semiconductor package for skew matching in a die-to-die interface, including: a first die; a second die aligned with the first die such that each connection point of a first plurality of connection points of the first die is substantially equidistant to a corresponding connection point of a second plurality of connection points of the second die; and a plurality of connection paths of a substantially same length, wherein each connection path of the plurality of connection paths couples a respective connection point of the first plurality of connection points to the corresponding connection point of the second plurality of connection points.Type: GrantFiled: March 10, 2022Date of Patent: April 16, 2024Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Pradeep Jayaraman, Dean Gonzales, Gerald R. Talbot, Ramon A. Mangaser, Michael J. Tresidder, Prasant Kumar Vallur, Srikanth Reddy Gruddanti, Krishna Reddy Mudimela Venkata, David H. McIntyre
-
Publication number: 20230195678Abstract: A semiconductor package for skew matching in a die-to-die interface, including: a first die; a second die aligned with the first die such that each connection point of a first plurality of connection points of the first die is substantially equidistant to a corresponding connection point of a second plurality of connection points of the second die; and a plurality of connection paths of a substantially same length, wherein each connection path of the plurality of connection paths couples a respective connection point of the first plurality of connection points to the corresponding connection point of the second plurality of connection points.Type: ApplicationFiled: March 10, 2022Publication date: June 22, 2023Inventors: PRADEEP JAYARAMAN, DEAN GONZALES, GERALD R. TALBOT, RAMON A. MANGASER, MICHAEL J. TRESIDDER, PRASANT KUMAR VALLUR, SRIKANTH REDDY GRUDDANTI, KRISHNA REDDY MUDIMELA VENKATA, DAVID H. MCINTYRE
-
Patent number: 10049726Abstract: A dynamic NOR circuit includes a pre-charge transistor coupled between a first voltage supply node and a dynamic node to pre-charge the dynamic node. The dynamic NOR circuit includes a first keeper circuit having a first keeper transistor and a second keeper transistor serially coupled between the first voltage supply node and the dynamic node. The dynamic NOR circuit includes a first pull down circuit coupled between the dynamic node and ground. A first input signal is coupled to a gate of a first pull-down transistor in the first pull-down circuit and is also coupled to a gate of the first keeper transistor. A first keeper enable signal is coupled to a gate of the second keeper transistor. Additional keeper circuits and pull down circuits coupled to the dynamic node allow the dynamic NOR structure to handle a plurality of input signals.Type: GrantFiled: February 3, 2017Date of Patent: August 14, 2018Assignee: Advanced Micro Devices, Inc.Inventors: Alexander W. Schaefer, David H. McIntyre
-
Publication number: 20180226122Abstract: A dynamic NOR circuit includes a pre-charge transistor coupled between a first voltage supply node and a dynamic node to pre-charge the dynamic node. The dynamic NOR circuit includes a first keeper circuit having a first keeper transistor and a second keeper transistor serially coupled between the first voltage supply node and the dynamic node. The dynamic NOR circuit includes a first pull down circuit coupled between the dynamic node and ground. A first input signal is coupled to a gate of a first pull-down transistor in the first pull-down circuit and is also coupled to a gate of the first keeper transistor. A first keeper enable signal is coupled to a gate of the second keeper transistor. Additional keeper circuits and pull down circuits coupled to the dynamic node allow the dynamic NOR structure to handle a plurality of input signals.Type: ApplicationFiled: February 3, 2017Publication date: August 9, 2018Inventors: Alexander W. Schaefer, David H. McIntyre
-
Patent number: 7467264Abstract: Methods and apparatuses are disclosed for measuring values of a plurality of memory elements, where the measured values may be indicative of the digital state of a memory element. Calculations may be performed on a plurality of transition-terms associated with the possible transitions in the values between proximate memory elements. The digital state of memory elements may be determined using the calculations performed on the plurality of transition-terms.Type: GrantFiled: June 27, 2003Date of Patent: December 16, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Richard L. Hilton, Anthony Holden, Steven C. Johnson, David H. McIntyre, Kenneth K. Smith
-
Patent number: 7036068Abstract: A magnetoresistive solid-state storage device (MRAM) employs error correction coding (ECC) to form ECC encoded stored data. In a read operation, parametric values are obtained from storage cells 16 of the device and compared to ranges to establish logical bit values, together with erasure information. The erasure information identifies symbols 206 in a block of ECC encoded data 204 which, from the parametric evaluation, are suspected to be affected by physical failures of the storage cells 16. Where the position of suspected failed symbols 206 is known from this erasure information, the ability of a decoder 22 to perform ECC decoding is substantially enhanced.Type: GrantFiled: July 25, 2001Date of Patent: April 25, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: James Andrew Davis, Jonathan Jedwab, David H. McIntyre, Kenneth Graham Paterson, Frederick A Perner, Gadiel Seroussi, Kenneth K Smith, Stewart R. Wyatt
-
Publication number: 20040268065Abstract: Methods and apparatuses are disclosed for measuring values of a plurality of memory elements, where the measured values may be indicative of the digital state of a memory element. Calculations may be performed on a plurality of transition-terms associated with the possible transitions in the values between proximate memory elements. The digital state of memory elements may be determined using the calculations performed on the plurality of transition-terms.Type: ApplicationFiled: June 27, 2003Publication date: December 30, 2004Inventors: Richard L. Hilton, Anthony Holden, Steven C. Johnson, David H. McIntyre, Kenneth K. Smith
-
Patent number: 6809958Abstract: A magnetic random access memory array includes a data storage layer having an easy axis. A non-linear first conductor is positioned on a first side of the data storage layer, wherein a portion of the first conductor has an angle of orientation that is perpendicular to the easy axis. A non-linear second conductor is positioned on a second side of the data storage layer, wherein a portion of the second conductor also has an angle of orientation that is perpendicular to the easy axis.Type: GrantFiled: September 13, 2002Date of Patent: October 26, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Darrel Bloomquist, David H. McIntyre
-
Patent number: 6717874Abstract: Systems and methods for reducing the effect of noise while reading data in series from memory, are provided. One system embodiment comprises a memory cell that stores a first data; a sensing device that receives the first data multiple times and provides a first set of outputs; and a voting system that evaluates the first set of outputs to determine whether one of the outputs of the first set is valid data from the memory cell. One method embodiment comprises reading data in series that is stored in a memory cell to provide outputs; and evaluating the outputs to determine whether one of the outputs is valid data from the memory cell.Type: GrantFiled: August 14, 2002Date of Patent: April 6, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Frederick A. Perner, David H. McIntyre, Jonathan Jedwab, Anthony P. Holden
-
Publication number: 20040052104Abstract: A magnetic random access memory array includes a data storage layer having an easy axis. A non-linear first conductor is positioned on a first side of the data storage layer, wherein a portion of the first conductor has an angle of orientation that is perpendicular to the easy axis. A non-linear second conductor is positioned on a second side of the data storage layer, wherein a portion of the second conductor also has an angle of orientation that is perpendicular to the easy axis.Type: ApplicationFiled: September 13, 2002Publication date: March 18, 2004Inventors: Darrel Bloomquist, Judy Bloomquist, David H. McIntyre
-
Patent number: 6678197Abstract: Systems and methods for reducing the effect of noise while reading data from memory, are provided. One system embodiment includes a memory cell that stores a first data; multiple sensing devices that receive the first data and provide a first set of outputs; and a voting system that evaluates the first set of outputs to determine whether one of the outputs of the first set is valid data from the memory cell. One method embodiment includes reading data in parallel that is stored in a memory cell to provide outputs; and evaluating the outputs to determine whether one of the outputs is valid data from the memory cell.Type: GrantFiled: October 18, 2002Date of Patent: January 13, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Frederick A. Perner, Kenneth K. Smith, David H. McIntyre, Sarah M. Brandenberger, Terrel R. Munden, Robert Sesek
-
Publication number: 20030172339Abstract: A magnetoresistive solid-state storage device (MRAM) employs error correction coding (ECC) to form ECC encoded stored data. A linear error correction block code such as a Reed-Solomon code forms codewords having a plurality of symbols. In almost all cases, a corrected codeword is formed by error correction decoding a read codeword in a standard first decoder arranged to reliably identify and correct up to a predetermined number of failed symbols, or else determine an unrecoverable error. Error correction decoding of the read codeword is then attempted in a stronger second decoder, ideally being a maximum likelihood decoder arranged to form one or more closest corrected codewords.Type: ApplicationFiled: March 8, 2002Publication date: September 11, 2003Inventors: James Andrew Davis, Jonathan Jedwab, Gadiel Seroussi, David Murray Banks, David H. McIntyre, Stewart R. Wyatt
-
Publication number: 20030161180Abstract: A multi-layer random access memory device uses a shared conductive trace for writing to the MRAM memory cells. The MRAM has N (where N is greater than 1) stacked magnetic storage elements, where each of the N magnetic storage elements is operatively positioned between a different adjacent pair of N+1 stacked conductive traces. In one embodiment, the MRAM device includes a first conductive trace for generating a first magnetic field in response to a current applied to the first conductive trace, a second conductive trace for generating a second magnetic field in response to a current applied to the second conductive trace, and a third conductive trace for generating a third magnetic field in response to a current applied to the third conductive trace.Type: ApplicationFiled: February 22, 2002Publication date: August 28, 2003Inventors: Darrel R. Bloomquist, David H. McIntyre, Judy Bloomquist
-
Publication number: 20030023923Abstract: A magnetoresistive solid-state storage device (MRAM) employs error correction coding (ECC) to form ECC encoded stored data. In a read operation, parametric values are obtained from storage cells 16 of the device and compared to ranges to establish logical bit values, together with erasure information. The erasure information identifies symbols 206 in a block of ECC encoded data 204 which, from the parametric evaluation, are suspected to be affected by physical failures of the storage cells 16. Where the position of suspected failed symbols 206 is known from this erasure information, the ability of a decoder 22 to perform ECC decoding is substantially enhanced.Type: ApplicationFiled: July 25, 2001Publication date: January 30, 2003Inventors: James Andrew Davis, Jonathan Jedwab, David H. McIntyre, Kenneth Graham Paterson, Frederick A. Perner, Gadiel Seroussi, Kenneth K. Smith, Stewart R. Wyatt
-
Patent number: 5757814Abstract: A redundancy implementation circuit has a set of memory cells each storing an address bit of an address identifying a redundant memory location and a set of comparator circuits each connected to compare the address bit stored in a memory cell with an incoming address bit. A switch selectively connects the output of the memory cell to a redundant address line supplying the incoming address bit during a test mode. A redundant address line driver is activated for supplying an incoming address bit onto the redundant address line in a normal mode, and a test line output driver is connected to the redundant address line in a test mode for utilising the redundant address line to supply test signals onto a test path.Type: GrantFiled: August 24, 1995Date of Patent: May 26, 1998Assignee: SGS-Thomson Microelectronics LimitedInventor: David H. McIntyre
-
Patent number: 5629611Abstract: A current generator provides a substantially constant current. The current generator is based on a bandgap circuit and additionally include a current setting device which is located to receive the output signal of the operational amplifier of the bandgap circuit and which is arranged to provide a substantially constant reference current. The circuit is used to particular advantage in a flash memory device.Type: GrantFiled: August 24, 1995Date of Patent: May 13, 1997Assignee: SGS-Thomson Microelectronics LimitedInventor: David H. McIntyre
-
Patent number: 5619449Abstract: A memory comprises first and second arrays of memory cells organised in rows and column. The cells in each row are connected to respective wordlines and the cells in each column are connected to a respective bit line. Wordlines of the first array are addressable independently of the wordlines of the second array. A sense amplifier is provided to sense the differential between a signal on the bit line of a selected cell in one array and a reference signal. A current souce is selectively connectable to supply the reference signal for comparison with the signal on the bit line of the addressed array. The present invention allows capacitive balancing to be achieved without the need for dummy cells.Type: GrantFiled: November 15, 1995Date of Patent: April 8, 1997Assignee: SGS-Thomson Microelectronics LimitedInventor: David H. McIntyre
-
Patent number: 5610506Abstract: A reference circuit is provided which generates a reference voltage which is always at least as high as a stable reference value. This is done by generating a lock signal which is maintained at a first logic level during start-up of the reference circuit and then attains a second logic level when the reference value has stabilized. The reference circuit can be a bandgap reference circuit.Type: GrantFiled: November 15, 1995Date of Patent: March 11, 1997Assignee: SGS-Thomson Microelectronics LimitedInventor: David H. McIntyre