Patents by Inventor David L. Rutledge
David L. Rutledge has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7957208Abstract: In one embodiment, a programmable logic device includes a plurality of logic blocks; a plurality of input/output blocks; volatile configuration memory adapted to store configuration data for configuration of the logic blocks and input/output blocks; embedded block RAM adapted to store user data; flash memory having at least a first partition and a second partition; and a data port adapted to provide external device access to the first partition of the non-volatile memory. The flash memory is adapted to store within the first partition user data from the data port and is further adapted to store within the second partition user data from the embedded block RAM.Type: GrantFiled: February 19, 2009Date of Patent: June 7, 2011Assignee: Lattice Semiconductor CorporationInventors: Howard Tang, Fabiano Fontana, David L. Rutledge, Om P. Agrawal, Henry Law
-
Patent number: 7579865Abstract: In one embodiment, a programmable logic device (PLD) such as a field programmable gate array (FPGA) includes a non-volatile memory adapted to store a first bit, a second bit, and a plurality of configuration data. A plurality of configuration memory cells within the PLD is adapted to receive configuration data transferred from the non-volatile memory. The PLD further includes control logic adapted to determine based on the logic states of the first and second bits stored in the non-volatile memory and prior to any transfer of the configuration data whether to transfer the configuration data from the non-volatile memory to the configuration memory cells.Type: GrantFiled: August 5, 2008Date of Patent: August 25, 2009Assignee: Lattice Semiconductor CorporationInventors: David L. Rutledge, Wei Han, Yoshita Yerramilli
-
Patent number: 7554358Abstract: Systems and methods are disclosed herein to provide improved non-volatile storage techniques for programmable logic devices. For example, in accordance with an embodiment of the present invention, a programmable logic device includes a plurality of logic blocks, a plurality of input/output blocks, and a volatile memory to store data within the programmable logic device, with configuration memory adapted to store first configuration data for configuration of the logic blocks, the input/output blocks, and the volatile memory of the programmable logic device. The programmable logic device further includes a non-volatile memory adapted to store data provided from the volatile memory.Type: GrantFiled: April 5, 2006Date of Patent: June 30, 2009Assignee: Lattice Semiconductor CorporationInventors: Fabiano Fontana, Henry Law, Howard Tang, Om P. Agrawal, David L. Rutledge
-
Patent number: 7495970Abstract: Systems and methods provide non-volatile memory architectures for programmable logic devices. For example, a programmable logic device may include logic blocks, input/output blocks, and configuration memory to store configuration data for configuration of the logic blocks and the input/output blocks. A first non-volatile memory may store user information, besides configuration data, and a first port includes a dedicated serial peripheral interface to provide access to the first non-volatile memory.Type: GrantFiled: June 2, 2006Date of Patent: February 24, 2009Assignee: Lattice Semiconductor CorporationInventors: Howard Tang, Fabiano Fontana, David L. Rutledge, Om P. Agrawal, Henry Law
-
Patent number: 7459931Abstract: Systems and methods are disclosed herein to provide reconfiguration techniques for PLDs. For example, in accordance with an embodiment of the present invention, a programmable logic device includes logic blocks, input/output blocks, a volatile memory block, and configuration memory cells to store configuration data for configuration of the logic blocks, the input/output blocks, and the volatile memory block of the programmable logic device. The programmable logic device further includes circuit techniques for preventing loss of data stored in the volatile memory block due to a reconfiguration. Furthermore, for example, the programmable logic device may further prevent the loss of data stored in user registers or loss of input/output personality due to the reconfiguration.Type: GrantFiled: April 5, 2006Date of Patent: December 2, 2008Assignee: Lattice Semiconductor CorporationInventors: Howard Tang, Henry Law, David L. Rutledge, Om P. Agrawal, Fabiano Fontana
-
Patent number: 7427874Abstract: A programmable logic device in accordance with an embodiment of the invention includes configurable logic blocks, embedded random access memory (RAM) blocks, and input/output blocks adapted to transfer information into or out of the programmable logic device. An interconnect architecture is adapted to route information among the configurable logic blocks, embedded RAM blocks, and input/output blocks within the programmable logic device. An interface block is provided that couples an embedded RAM block and an input/output block but not a logic block to the interconnect architecture.Type: GrantFiled: December 3, 2007Date of Patent: September 23, 2008Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Ravindar M. Lall, David L. Rutledge, Tom Gustafson
-
Patent number: 7411417Abstract: Systems and methods are disclosed herein to provide improved techniques for loading of configuration memory cells in integrated circuits, such as programmable logic devices. For example, in accordance with an embodiment of the present invention, a programmable logic device includes a non-volatile memory adapted to store a first bit, a second bit, and a plurality of configuration data; a plurality of configuration memory cells; and control logic adapted to determine based on values of the first and second bits whether to load the configuration data from the non-volatile memory into the configuration memory cells.Type: GrantFiled: May 26, 2006Date of Patent: August 12, 2008Assignee: Lattice Semiconductor CorporationInventors: David L. Rutledge, Wei Han, Yoshita Yerramilli
-
Patent number: 7378873Abstract: Systems and methods are disclosed herein to provide an improved approach to the configuration of integrated circuits such as programmable logic devices (PLDs). For example, in accordance with one embodiment of the present invention, a PLD includes volatile memory adapted to store configuration data to configure the PLD for its intended function. The PLD further includes non-volatile memory adapted to store configuration data which is transferable to the volatile memory to configure the PLD for its intended function. The PLD further includes a serial peripheral interface (SPI) port adapted to receive configuration data from an external device for transfer into one of the volatile memory and the non-volatile memory.Type: GrantFiled: June 2, 2006Date of Patent: May 27, 2008Assignee: Lattice Semiconductor CorporationInventors: Howard Tang, Om P. Agrawal, David L. Rutledge, Fabiano Fontana
-
Patent number: 7327159Abstract: In accordance with an embodiment of the present invention, a programmable logic device includes a memory adapted to store information in the programmable logic device, an input/output circuit adapted to transfer information into or out of the programmable logic device, and an interconnect architecture adapted to route information within the programmable logic device. An interface circuit is provided to couple the memory and the input/output circuit to the interconnect architecture.Type: GrantFiled: November 28, 2005Date of Patent: February 5, 2008Assignee: Lattice Semiconductor CorporationInventors: Om P. Agrawal, Ravindar M. Lall, David L. Rutledge, Tom Gustafson
-
Patent number: 5245226Abstract: A macrocell is provided for use in logic circuits which is capable of being configured into any one of six different states so as to replicate an X-type output architecture, an L-type output architecture and a number of hybrid architectures which encompass features from one or both of these types.Type: GrantFiled: February 25, 1991Date of Patent: September 14, 1993Assignee: Lattice Semiconductor CorporationInventors: Milton M. Hood, Jr., David L. Rutledge, Kapil Shankar, Rudolf Usselmann
-
Patent number: 4896296Abstract: An in-system programmable logic device is disclosed which may be configured or reconfigured while installed in a user's system. The disclosed device employs non-volatile memory cells such as floating gate transistors as the programmable elements, and hence the device retains a particular programmed logic configuration virtually indefinitely during a powered-down state. The device is operable in a normal state and in several utility states for reconfiguring the device. The device state is controlled by an internal state machine which executes several state equations whose variables are the logic levels driving two dedicated pins and the present device state. One device pin receives serial input data which loads a shift register latch. The contents of the latch are employed to select a particular row of the cells to be programmed and the logic level to which the selected cells are to be programmed.Type: GrantFiled: December 23, 1988Date of Patent: January 23, 1990Assignee: Lattice Semiconductor CorporationInventors: John E. Turner, David L. Rutledge, Roy D. Darling
-
Patent number: 4879688Abstract: An in-system programmable logic device is disclosed which may be configured or reconfigured while installed in a user's system. The disclosed device employs non-volatile memory cells such as floating gate transistors as the programmable elements, and hence the device retains a particular programmed logic configuration virtually indefinitely during a powered-down state. The device is operable in a normal state and in several utility states for reconfiguring the device. The device state is controlled by an internal state machine which executes several state equations whose variables are the logic levels driving two dedicated pins and the present device state. One device pin receives serial input data which loads a shift register latch. The contents of the latch are employed to select a particular row of the cells to be programmed and the logic level to which the selected cells are to be programmed.Type: GrantFiled: May 13, 1986Date of Patent: November 7, 1989Assignee: Lattice Semiconductor CorporationInventors: John E. Turner, David L. Rutledge, Roy D. Darling
-
Patent number: 4855954Abstract: An in-system programmable logic device is disclosed which may be configured or reconfigured while installed in a user's system. The disclosed device employs non-volatile memory cells such as floating gate transistors as the programmable elements, and hence the device retain a particular programmed logic configuration virtually indefinitely during a powered-down state. The device is operable in a normal state and in several utility states for reconfiguring the device. The device state is controlled by an internal state machine which executes several state equations whose variables are the logic levels driving two dedicated pins and the present device state. One device pin receives serial input data which loads a shift register latch. The contents of the latch are employed to select a particular row of the cells to be programmed and the logic level to which the selected cells are to be programmed.Type: GrantFiled: October 25, 1988Date of Patent: August 8, 1989Assignee: Lattice Semiconductor CorporationInventors: John E. Turner, David L. Rutledge, Roy D. Darling
-
Patent number: 4761768Abstract: An improved programmable logic device (PLD) is disclosed which employs electrically erasable memory cells which can be programmed and erased at high speed. The PLD memory cells comprise floating gate transistors as the storage elements, which are programmed and erased by Fowler-Nordheim tunneling. The PLD includes a serial register latch (SRL) which is coupled to the product terms of the PLD array. Input programming data for a selected row of the array is serially entered into the SRL, and during a programming cycle the SRL data is employed to simultaneously program the storage elements of the selected row to either the enhancement mode or the depletion mode. The data programmed into the array may be verified at high speed. The status of each of the cells in the selected row can be sensed using the normal sense amplifiers and loaded into the SRL in parallel, and thereafter serially shifted out of the PLD for external verification.Type: GrantFiled: March 4, 1985Date of Patent: August 2, 1988Assignee: Lattice Semiconductor CorporationInventors: John E. Turner, David L. Rutledge
-
Patent number: 4639896Abstract: A redundant row scheme having a protection circuit between the programmable decoder and the line driver of a redundant row system which provides a path to ground for discharging the row line and limits the voltage across the programmable decoder to prevent grow-back of the programmed fuses.Type: GrantFiled: November 30, 1984Date of Patent: January 27, 1987Assignee: Harris CorporationInventors: Michael J. Brannigan, David L. Rutledge
-
Patent number: 4503387Abstract: A test for the input and output circuitry of a logic array including means to disable the AND matrix and means selectively connecting the true and complement output of the input buffers directly to the output circuitry. Means are provided for activating and testing the exclusive OR in the output circuitry and selectively disable one of a combined input/output buffer pair.Type: GrantFiled: December 30, 1982Date of Patent: March 5, 1985Assignee: Harris CorporationInventors: David L. Rutledge, Barbara J. Fisher