Patents by Inventor David M. Puffer
David M. Puffer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210318980Abstract: A processor unit comprising a first controller to couple to a host processing unit over a first link; a second controller to couple to a second processor unit over a second link, wherein the second processor unit is to couple to the host central processing unit via a third link; and circuitry to determine whether to send a cache coherent request to the host central processing unit over the first link or over the second link via the second processing unit.Type: ApplicationFiled: June 25, 2021Publication date: October 14, 2021Applicant: Intel CorporationInventors: Rahul Pal, Nayan Amrutlal Suthar, David M. Puffer, Ashok Jagannathan
-
Patent number: 7979608Abstract: Multiple symbol sequences that have been transmitted in parallel using the same transmit clock over a serial point to point link are received. Each symbol sequence includes an instance of a first, non-data symbol. The multiple symbol sequences are buffered and the number of times an instance of a second, non-data symbol that occurs in one of the symbol sequences is changed. A first deskew process is performed, followed by a second deskew process. The first deskew process aligns an instance of the first non-data symbol in every one of the buffered symbol sequences. The second deskew process equalizes the number of instances of the second non-data symbol that follow an instance of the first non-data symbol in every one of the symbol sequences. Other embodiments are also described and claimed.Type: GrantFiled: November 17, 2010Date of Patent: July 12, 2011Assignee: Intel CorporationInventors: Lyonel Renaud, David M. Puffer, Sarah Kotamreddy, Daren J. Schmidt, Suneel G. Mitbander
-
Patent number: 7913001Abstract: Multiple symbol sequences that have been transmitted in parallel using the same transmit clock over a serial point to point link are received. Each symbol sequence includes an instance of a first, non-data symbol. The multiple symbol sequences are buffered and the number of times an instance of a second, non-data symbol that occurs in one of the symbol sequences is changed. A first deskew process is performed, followed by a second deskew process. The first deskew process aligns an instance of the first non-data symbol in every one of the buffered symbol sequences. The second deskew process equalizes the number of instances of the second non-data symbol that follow an instance of the first non-data symbol in every one of the symbol sequences. Other embodiments are also described and claimed.Type: GrantFiled: August 19, 2009Date of Patent: March 22, 2011Assignee: Intel CorporationInventors: Lyonel Renaud, David M. Puffer, Sarah Kotamreddy, Daren J. Schmidt, Suneel G. Mitbander
-
Publication number: 20110066771Abstract: Multiple symbol sequences that have been transmitted in parallel using the same transmit clock over a serial point to point link are received. Each symbol sequence includes an instance of a first, non-data symbol. The multiple symbol sequences are buffered and the number of times an instance of a second, non-data symbol that occurs in one of the symbol sequences is changed. A first deskew process is performed, followed by a second deskew process. The first deskew process aligns an instance of the first non-data symbol in every one of the buffered symbol sequences. The second deskew process equalizes the number of instances of the second non-data symbol that follow an instance of the first non-data symbol in every one of the symbol sequences. Other embodiments are also described and claimed.Type: ApplicationFiled: November 17, 2010Publication date: March 17, 2011Inventors: Lyonel Renaud, David M. Puffer, Sarath Kotamreddy, Daren J. Schmidt, Suneel G. Mitbander
-
Publication number: 20090307394Abstract: Multiple symbol sequences that have been transmitted in parallel using the same transmit clock over a serial point to point link are received. Each symbol sequence includes an instance of a first, non-data symbol. The multiple symbol sequences are buffered and the number of times an instance of a second, non-data symbol that occurs in one of the symbol sequences is changed. A first deskew process is performed, followed by a second deskew process. The first deskew process aligns an instance of the first non-data symbol in every one of the buffered symbol sequences. The second deskew process equalizes the number of instances of the second non-data symbol that follow an instance of the first non-data symbol in every one of the symbol sequences. Other embodiments are also described and claimed.Type: ApplicationFiled: August 19, 2009Publication date: December 10, 2009Inventors: Lyonel Renaud, David M. Puffer, Sarath Kotamreddy, Daren J. Schmidt, Suneel G. Mitbander
-
Patent number: 7631118Abstract: Multiple symbol sequences that have been transmitted in parallel using the same transmit clock over a serial point to point link are received. Each symbol sequence includes an instance of a first, non-data symbol. The multiple symbol sequences are buffered and the number of times an instance of a second, non-data symbol that occurs in one of the symbol sequences is changed. A first deskew process is performed, followed by a second deskew process. The first deskew process aligns an instance of the first non-data symbol in every one of the buffered symbol sequences. The second deskew process equalizes the number of instances of the second non-data symbol that follow an instance of the first non-data symbol in every one of the symbol sequences. Other embodiments are also described and claimed.Type: GrantFiled: December 31, 2003Date of Patent: December 8, 2009Assignee: Intel CorporationInventors: Lyonel Renaud, David M. Puffer, Sarath Kotamreddy, Daren J. Schmidt, Suneel G. Mitbander
-
Patent number: 7339995Abstract: A stream of bits are received in a first integrated circuit (IC) device, where the stream represents a sequence of symbols transmitted by a second IC device over a serial point to point link that couples the two devices. First and second M-bit sections of the stream are compared to a non-data symbol. The second M-bit section is offset by one bit in the stream relative to the first section. If there is a match between the first section and the non-data symbol, then a flag indicating symbol alignment is asserted. Each of multiple, consecutive, non overlapping M-bit sections that follow the first section are then to be treated as separate symbols. Other embodiments are also described and claimed.Type: GrantFiled: December 31, 2003Date of Patent: March 4, 2008Assignee: Intel CorporationInventors: Lyonel Renaud, David M. Puffer, Sarath Kotamreddy, Suneel G. Mitbander
-
Patent number: 7327370Abstract: A memory controller hub includes a graphics subsystem adapted to perform graphics operations on data, and interface circuitry adapted selectively to couple the graphics subsystem to a local memory through electrical connectors and to couple the memory controller hub to a graphics controller through the electrical connectors.Type: GrantFiled: July 6, 2005Date of Patent: February 5, 2008Assignee: Intel CorporationInventors: Brian D. Possley, David M. Puffer, Kurt B. Robinson, Ray Askew, James S. Chapple, Thomas E. Dever, II
-
Patent number: 7178045Abstract: A transmitting device and a receiving device are coupled together via an interconnect. An electrical idle ordered set is received at the receiving device power management unit after having been transmitted by the transmitting device and received at the input pins of the receiving device and moving through the receiver logic pipeline. At the time the electrical idle ordered set has been recognized at the end of the receiver logic pipeline, the power management unit checks for activity on the interconnect. If there is no activity on the interconnect, then the power management unit causes the receiving device to enter a low power state where the receiver circuitry (input buffers) is turned off. If there is activity on the interconnect when the electrical idle ordered set is received at the power management unit, then the power management unit does not cause the receiver circuitry to be turned off.Type: GrantFiled: December 30, 2003Date of Patent: February 13, 2007Assignee: Intel CorporationInventors: David M. Puffer, Suneel G. Mitbander, Sarath K. Kotamreddy
-
Patent number: 7116331Abstract: A memory controller hub includes a graphics subsystem adapted to perform graphics operations on data, and interface circuitry adapted selectively to couple the graphics subsystem to a local memory through electrical connectors and to couple the memory controller hub to a graphics controller through the electrical connectors.Type: GrantFiled: August 23, 2000Date of Patent: October 3, 2006Assignee: Intel CorporationInventors: Brian D. Possley, David M. Puffer, Kurt B. Robinson, Ray Askew, James S. Chapple, Thomas E. Dever, II
-
Patent number: 6871119Abstract: Machine-readable media, methods, and apparatus are described to throttle interfaces and/or logic based upon a temperature estimate. Some embodiments may provide thermal effects associated with throttled and non-throttled interfaces to a filter. The filter may update a temperature estimate based upon the provided thermal effects and one or more thermal time constants. Control logic may determine whether to throttle one or more interface based upon the temperature estimate of the filter.Type: GrantFiled: April 22, 2003Date of Patent: March 22, 2005Assignee: Intel CorporationInventors: Eric C. Samson, Aditya Navale, David M. Puffer
-
Publication number: 20040215371Abstract: Machine-readable media, methods, and apparatus are described to throttle interfaces and/or logic based upon a temperature estimate. Some embodiments may provide thermal effects associated with throttled and non-throttled interfaces to a filter. The filter may update a temperature estimate based upon the provided thermal effects and one or more thermal time constants. Control logic may determine whether to throttle one or more interface based upon the temperature estimate of the filter.Type: ApplicationFiled: April 22, 2003Publication date: October 28, 2004Inventors: Eric C. Samson, Aditya Navale, David M. Puffer
-
Patent number: 6734862Abstract: A memory controller hub has a data stream controller adapted to use a system memory to store graphics data and to control functions of the system memory, a processor interface, a system memory interface, a graphics subsystem coupled to the data stream controller and adapted to perform graphics operations on graphics data, and a graphics port adapted to couple the memory controller hub to an external graphics device.Type: GrantFiled: June 14, 2000Date of Patent: May 11, 2004Assignee: Intel CorporationInventors: James S. Chapple, Tom E. Dever, Brian K. Langendorf, Cass A. Blodgett, Bryan R. White, David M. Puffer
-
Patent number: 5901298Abstract: A memory interface device for interfacing between the local bus and a memory bus. The memory bus is coupled to a static memory and a dynamic memory. The interface device includes first and second internal buses coupled to a selecting device. The selecting device selectively couples one of the first and second internal buses to the memory bus. The memory interface device further includes an interface control unit having an input coupled to the local bus for receiving address and control signals. The interface control unit further has an output, coupled to the first internal bus for generating gating each data transfer in the burst in response to the address and control signals.Type: GrantFiled: October 7, 1996Date of Patent: May 4, 1999Assignee: Intel CorporationInventors: T. Scott Cummins, David M. Puffer, Michael F. Cole, Scott A. Goble, Bruce A. Young