Patents by Inventor David M. Springberg
David M. Springberg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8832410Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and a controller configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The storage disk is partitioned into at least first and second regions, with the first region having a substantially higher average data transfer rate than the second region and being utilized to store data that is accessed more frequently than data stored in the second region. In one embodiment, the data stored in the first region is not stored in the second region or in any other region of the storage disk, and is randomly distributed across a plurality of sectors of the first region. The first region may comprise one or more outer annular zones of the storage disk and the second region may comprise one or more inner annular zones of the storage disk.Type: GrantFiled: April 28, 2011Date of Patent: September 9, 2014Assignee: LSI CorporationInventor: David M. Springberg
-
Disk-based storage device with head position control responsive to detected inter-track interference
Patent number: 8773806Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry comprises an inter-track interference detector configured to process a signal read from at least a given track of the storage disk via the read/write head in order to detect interference in that signal from at least one other track of the storage disk. The control circuitry further comprises an inter-track interference based head position controller configured to adjust the positioning of the read/write head responsive to the detected interference.Type: GrantFiled: February 8, 2012Date of Patent: July 8, 2014Assignee: LSI CorporationInventors: David M. Springberg, Jefferson E. Singleton, Jeffrey P. Grundvig -
Patent number: 8711509Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry comprises a disk controller and read channel circuitry, with the read channel circuitry comprising a read channel memory. The control circuitry is further configured to selectively permit the disk controller to access the read channel memory. For example, the disk controller may be permitted to access the read channel memory only when the read channel circuitry is not performing a read operation.Type: GrantFiled: October 31, 2011Date of Patent: April 29, 2014Assignee: LSI CorporationInventors: David M. Springberg, Jefferson E. Singleton
-
Patent number: 8654471Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry is further configured to adjust at least one parameter of a write signal for a target bit to be written to the storage disk based on respective magnetization polarities of one or more adjacent bits previously written to the storage disk.Type: GrantFiled: September 30, 2011Date of Patent: February 18, 2014Assignee: LSI CorporationInventors: David M. Springberg, Boris Livshitz, Jason S. Goldberg
-
DISK-BASED STORAGE DEVICE WITH HEAD POSITION CONTROL RESPONSIVE TO DETECTED INTER-TRACK INTERFERENCE
Publication number: 20130201579Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry comprises an inter-track interference detector configured to process a signal read from at least a given track of the storage disk via the read/write head in order to detect interference in that signal from at least one other track of the storage disk. The control circuitry further comprises an inter-track interference based head position controller configured to adjust the positioning of the read/write head responsive to the detected interference.Type: ApplicationFiled: February 8, 2012Publication date: August 8, 2013Applicant: LSI CorporationInventors: David M. Springberg, Jefferson E. Singleton, Jeffrey P. Grundvig -
Publication number: 20130107391Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry comprises a disk controller and read channel circuitry, with the read channel circuitry comprising a read channel memory. The control circuitry is further configured to selectively permit the disk controller to access the read channel memory. For example, the disk controller may be permitted to access the read channel memory only when the read channel circuitry is not performing a read operation.Type: ApplicationFiled: October 31, 2011Publication date: May 2, 2013Applicant: LSI CorporationInventors: David M. Springberg, Jefferson E. Singleton
-
Publication number: 20130083419Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and control circuitry coupled to the read/write head and configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The control circuitry is further configured to adjust at least one parameter of a write signal for a target bit to be written to the storage disk based on respective magnetization polarities of one or more adjacent bits previously written to the storage disk.Type: ApplicationFiled: September 30, 2011Publication date: April 4, 2013Inventors: David M. Springberg, Boris Livshitz, Jason S. Goldberg
-
Publication number: 20120151176Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a read/write head configured to read data from and write data to the storage disk, and a controller configured to process data received from and supplied to the read/write head and to control positioning of the read/write head relative to the storage disk. The storage disk is partitioned into at least first and second regions, with the first region having a substantially higher average data transfer rate than the second region and being utilized to store data that is accessed more frequently than data stored in the second region. In one embodiment, the data stored in the first region is not stored in the second region or in any other region of the storage disk, and is randomly distributed across a plurality of sectors of the first region. The first region may comprise one or more outer annular zones of the storage disk and the second region may comprise one or more inner annular zones of the storage disk.Type: ApplicationFiled: April 28, 2011Publication date: June 14, 2012Inventor: David M. Springberg
-
Patent number: 7181548Abstract: The present invention includes a Command Queuing Engine (CQE) that is a firmware-assist block which processes some of the firmware tasks related to command and context management preferably for SCSI. When enabled, CQE will decode SCSI commands as they arrive, and determine if DMA contexts can be automatically configured and started to transfer the data for those commands. CQE can also program DMA contexts to automatically return status information either after the disk has completed a transfer (as in non-cached writes) or after the DMA transfer is completed (as in reads or cached writes). CQE also utilizes a buffer-based linked-list to queue the SCSI commands as they arrive for future DMA context configuration. The present invention provides automated recognition and linking of commands belonging to a common thread, i.e., are sequential. The present invention also provides extensive thread boundary information and flexible firmware control for reordering commands.Type: GrantFiled: October 30, 1998Date of Patent: February 20, 2007Assignee: LSI Logic CorporationInventors: Jackson L. Ellis, David R. Noeldner, David M. Springberg, Graeme M. Weston-Lewis
-
Publication number: 20020108003Abstract: The present invention includes a Command Queuing Engine (CQE) that is a firmware-assist block which processes some of the firmware tasks related to command and context management preferably for SCSI. When enabled, CQE will decode SCSI commands as they arrive, and determine if DMA contexts can be automatically configured and started to transfer the data for those commands. CQE can also program DMA contexts to automatically return status information either after the disk has completed a transfer (as in non-cached writes) or after the DMA transfer is completed (as in reads or cached writes). CQE also utilizes a buffer-based linked-list to queue the SCSI commands as they arrive for future DMA context configuration. The present invention provides automated recognition and linking of commands belonging to a common thread, i.e., are sequential. The present invention also provides extensive thread boundary information and flexible firmware control for reordering commands.Type: ApplicationFiled: October 30, 1998Publication date: August 8, 2002Inventors: JACKSON L. ELLIS, DAVID R. NOELDNER, DAVID M. SPRINGBERG, GRAEME M. WESTON-LEWIS
-
Patent number: 6336150Abstract: The present invention includes a Command Queuing Engine (CQE) that is a firmware-assist block which processes some of the firmware tasks related to command and context management preferably for SCSI. When enabled, CQE will decode SCSI commands as they arrive, and determine if DMA contexts can be automatically configured and started to transfer the data for those commands. CQE can also program DMA contexts to automatically return status information either after the disk has completed a transfer (as in non-cached writes) or after the DMA transfer is completed (as in reads or cached writes). CQE also utilizes a buffer-based linked-list to queue the SCSI commands as they arrive for future DMA context configuration. The present invention provides automated recognition and linking of commands belonging to a common thread, i.e., are sequential. The present invention also provides extensive thread boundary information and flexible firmware control for reordering commands.Type: GrantFiled: December 31, 1998Date of Patent: January 1, 2002Assignee: LSI Logic CorporationInventors: Jackson L. Ellis, David M. Springberg, Graeme M. Weston-Lewis
-
Patent number: 6324594Abstract: The present invention includes a Command Queuing Engine (CQE) that is a firmware-assist block which processes some of the firmware tasks related to command and context management preferably for SCSI. When enabled, CQE will decode SCSI commands as they arrive, and determine if DMA contexts can be automatically configured and started to transfer the data for those commands. CQE can also program DMA contexts to automatically return status information either after the disk has completed a transfer (as in non-cached writes) or after the DMA transfer is completed (as in reads or cached writes). CQE also utilizes a buffer-based linked-list to queue the SCSI commands as they arrive for future DMA context configuration. The present invention provides automated recognition and linking of commands belonging to a common thread, i.e., are sequential. The present invention also provides extensive thread boundary information and flexible firmware control for reordering commands.Type: GrantFiled: December 31, 1998Date of Patent: November 27, 2001Assignee: LSI Logic CorporationInventors: Jackson L. Ellis, David R. Noeldner, David M. Springberg, Graeme M. Weston-Lewis
-
Patent number: 6170034Abstract: The present invention includes a method of transferring data when some of the data is masked. A mask table is provided to a storage device where it is duplicated and stored with the duplicate. The duplicate data is compared to the original data for a data protection function. A mask index counter and mask bit counter maintain provide values for specific data that are to be processed. The counters are programmable so that if a transfer error occurs, counter values for the next data after the previously transferred good data is calculated and loaded therein. The present invention also has the capability not to transfer the last requested sector if that sector is masked. The present invention evaluates whether a stop count value equals a stop threshold value when a sector is identified as being masked. The stop count value is incremented for each sector that is read from the first storage device, regardless of whether that sector is to be transferred or masked.Type: GrantFiled: March 31, 1998Date of Patent: January 2, 2001Assignee: LSI Logic CorporationInventors: Graeme Weston-Lewis, David M. Springberg, Stephen D. Hanna
-
Patent number: 6134063Abstract: The present invention is a method to minimize the firmware overhead for multi-track transfers. To this end, the present invention provides a transfer control table. The table is used to manage sector defects or other transfer adjustments. Each entry of the table contains an affected PSA and a corresponding control instruction. The control instruction includes an action such as an interrupt/branch, take no action, skip the sector or skip the following indicated sectors. The interrupt/branch bit causes an preferably when the last sector of a track has been read or written. The table is either entirely generated at the same time or is generated to provide for a track transfer. In the latter case, the remaining table entries are generated during the platter revolution or the track seek. The method provides for minimum microprocessor intervention. To that end, the microprocessor is interrupted only at the end of the multi-track transfer.Type: GrantFiled: December 30, 1997Date of Patent: October 17, 2000Assignee: LSI Logic CorporationInventors: Graeme M. Weston-Lewis, David M. Springberg
-
Patent number: 6081849Abstract: A storage target device controller (such as an embedded controller in a SCSI disk drive) processes multiple commands concurrently in accordance with the methods and structures of the present invention. Each command is stored within its own context within the target device controller to retain all unique parameters required for the processing of each command. Processing of multiple commands permits switching of command contexts within the target device to improve utilization of resources associated with the target device. For example, when a first, active, command context is prevented from further processing due to the status of the disk channel, an inactive command context may be swapped with the active command context to better utilize the host channel communication bandwidth. Similarly, a first active command context may be configured to automatically switch to a linked command context upon completion of processing to further ease management of multiple contexts.Type: GrantFiled: October 1, 1996Date of Patent: June 27, 2000Assignee: LSI Logic CorporationInventors: Richard M. Born, Jackson L. Ellis, David M. Springberg, David R. Noeldner, Graeme M. Weston-Lewis