Patents by Inventor David M. Wu
David M. Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8321730Abstract: A scan architecture and design methodology yielding significant reduction in scan area and power overhead is generally presented. In this regard, an apparatus is introduced comprising a plurality of combinatorial logic clouds, scan cells coupled with the combinatorial logic clouds, the scan cells to load test vectors, wherein the scan cells comprise a plurality of first type scan cells and second type scan cells sequentially coupled with separate combinatorial logic cloud outputs, and a first scan clock and a second scan clock, wherein the first scan clock controls the first type scan cells and the second scan clock controls the second type scan cells. Other embodiments are also described and claimed.Type: GrantFiled: December 29, 2009Date of Patent: November 27, 2012Assignee: Intel CorporationInventors: Talal K. Jaber, David M. Wu
-
Publication number: 20110161759Abstract: A scan architecture and design methodology yielding significant reduction in scan area and power overhead is generally presented. In this regard, an apparatus is introduced comprising a plurality of combinatorial logic clouds, scan cells coupled with the combinatorial logic clouds, the scan cells to load test vectors, wherein the scan cells comprise a plurality of first type scan cells and second type scan cells sequentially coupled with separate combinatorial logic cloud outputs, and a first scan clock and a second scan clock, wherein the first scan clock controls the first type scan cells and the second scan clock controls the second type scan cells. Other embodiments are also described and claimed.Type: ApplicationFiled: December 29, 2009Publication date: June 30, 2011Inventors: Talal K. Jaber, David M. Wu
-
Patent number: 7734972Abstract: In one embodiment, the present invention includes a processor having a plurality of logical units to perform operations on data. Each unit may include a multiple input shift register (MISR) at an input of the logical unit to collect and compress data from input signals to the unit. In turn, each MISR may includes bit cells, each having a first cell to receive incoming data and controlled by a first clock signal, a second cell to receive an output of the first cell and controlled by a second clock signal, a mask cell to receive an output of the second cell and to generate a mask signal responsive to a mask clock signal, and a multiplexer coupled between the first and second cells. Other embodiments are described and claimed.Type: GrantFiled: January 23, 2008Date of Patent: June 8, 2010Assignee: Intel CorporationInventors: Talal Jaber, David M. Wu, Ming Zhang
-
Publication number: 20090187799Abstract: In one embodiment, the present invention includes a processor having a plurality of logical units to perform operations on data. Each unit may include a multiple input shift register (MISR) at an input of the logical unit to collect and compress data from input signals to the unit. In turn, each MISR may includes bit cells, each having a first cell to receive incoming data and controlled by a first clock signal, a second cell to receive an output of the first cell and controlled by a second clock signal, a mask cell to receive an output of the second cell and to generate a mask signal responsive to a mask clock signal, and a multiplexer coupled between the first and second cells. Other embodiments are described and claimed.Type: ApplicationFiled: January 23, 2008Publication date: July 23, 2009Inventors: Talal Jaber, David M. Wu, Ming Zhang
-
Patent number: 7370249Abstract: A technique for testing a memory array. More particularly, embodiments of the invention relate to a memory array testing architecture in which a memory array within a device under test (DUT) is able to be tested at speeds substantially similar to those under typical operating conditions of the memory array without incurring significant die real estate and power penalties.Type: GrantFiled: June 22, 2004Date of Patent: May 6, 2008Assignee: Intel CorporationInventors: Zhuoyu Bao, David M. Wu, Chih-Jen M. Lin
-
Patent number: 7216274Abstract: A testing architecture for testing a complex integrated circuit in which each functional unit may be tested independently of the others. Embodiments of the invention allow testing of functional units to take place at slower or faster clock speeds than other portions of the processor without incurring delay or other adverse timing effects.Type: GrantFiled: June 26, 2003Date of Patent: May 8, 2007Assignee: Intel CorporationInventors: Talal K. Jaber, Srinivas Patil, Larry E. Thatcher, Chih-Jen M. Lin, Anil K. Sabbavarapu, David M. Wu, Madhukar K. Reddy
-
Publication number: 20040267504Abstract: A testing architecture for testing a complex integrated circuit in which each functional unit may be tested independently of the others. Embodiments of the invention allow testing of functional units to take place at slower or faster clock speeds than other portions of the processor without incurring delay or other adverse timing effects.Type: ApplicationFiled: June 26, 2003Publication date: December 30, 2004Inventors: Talal K. Jaber, Srinivas Patil, Larry E. Thatcher, Chih-Jen M. Lin, Anil K. Sabbavarapu, David M. Wu, Madhukar K. Reddy
-
Patent number: 6815977Abstract: According to some embodiments, a circuit includes a Domino state element, a master latch to receive a first clock signal and to store a value in the Domino state element in response to the first clock signal, and a slave latch to receive a second clock signal and to output the value in response to the second clock signal. Some embodiments provide a first state element coupled to a first node, a master latch coupled to the first state element, the master latch to receive a first storage signal, a first load signal, a first clock signal and a first scan value signal, a second state element coupled to a second node, the second node sequential to the first node, and a slave latch coupled to the second state element, the slave latch to receive a second storage signal, a second load signal, a second clock signal and a second scan value signal.Type: GrantFiled: December 23, 2002Date of Patent: November 9, 2004Assignee: Intel CorporationInventors: Anil K. Sabbavarapu, Talal K. Jaber, Grant W. McFarland, Paven R. Sunkerneni, David M. Wu
-
Patent number: 6795948Abstract: An apparatus and method of testing an integrated circuit by downloading a sequence of randomly weighted bits into a scan chain in which each bit has a distinctly determined weight generated in real-time by a weight generator. The weight generator has a switch controlled by a stored bit particular for each bit of the randomly weighted bits that determines the weight of the bit. The control signal is stored in a memory that is downloaded into the switch in synchronization with the generation of the bit. Preferably, the memory is on-die, and furthermore is a part of the integrated circuit.Type: GrantFiled: December 27, 2000Date of Patent: September 21, 2004Assignee: Intel CorporationInventors: Chih-Jen Lin, David M. Wu
-
Publication number: 20040119501Abstract: According to some embodiments, a circuit includes a Domino state element, a master latch to receive a first clock signal and to store a value in the Domino state element in response to the first clock signal, and a slave latch to receive a second clock signal and to output the value in response to the second clock signal. Some embodiments provide a first state element coupled to a first node, a master latch coupled to the first state element, the master latch to receive a first storage signal, a first load signal, a first clock signal and a first scan value signal, a second state element coupled to a second node, the second node sequential to the first node, and a slave latch coupled to the second state element, the slave latch to receive a second storage signal, a second load signal, a second clock signal and a second scan value signal.Type: ApplicationFiled: December 23, 2002Publication date: June 24, 2004Inventors: Anil K. Sabbavarapu, Talal K. Jaber, Grant W. McFarland, Pavan R. Sunkerneni, David M. Wu
-
Patent number: 6683467Abstract: A method and device are provided for stress testing a chip. The chip may be partitioned into at least a first block and a second block. Burn-in stress testing may be performed on electronic devices within the first block without simultaneously performing burn-in stress testing on electronic devices within the second block. A burn-in stress testing device may perform the burn-in testing. A control device may be coupled to the burn-in stress testing device to enable burn-in stress testing on electronic devices within at least the first block of the chip without simultaneously enabling burn-in stress testing on the second block of the chip.Type: GrantFiled: September 29, 2000Date of Patent: January 27, 2004Assignee: Intel CorporationInventors: Ali Keshavarzi, David M. Wu, Yibin Ye, Vivek K. De
-
Publication number: 20030074615Abstract: An apparatus and method of testing an integrated circuit by downloading a sequence of randomly weighted bits into a scan chain in which each bit has a distinctly determined weight generated in real-time by a weight generator. The weight generator has a switch controlled by a stored bit particular for each bit of the randomly weighted bits that determines the weight of the bit. The control signal is stored in a memory that is downloaded into the switch in synchronization with the generation of the bit. Preferably, the memory is on-die, and furthermore is a part of the integrated circuit.Type: ApplicationFiled: December 27, 2000Publication date: April 17, 2003Inventors: Chih-Jen Lin, David M. Wu
-
Patent number: 5920489Abstract: A method and system for modeling the behavior of a circuit are disclosed. A list specifying a plurality of transistors within the circuit and interconnections between the plurality of transistors is provided. Each fan node within the circuit is identified, where a fan node is defined as a point of interconnection between two or more of the plurality of transistors from which multiple nonredundant current paths to power, ground, or an input of the circuit exist. A fan node equation set is constructed that expresses a logical state of each fan node of the circuit in response to various transistor gate signal states. In addition, an output node equation is constructed that expresses a logical state of an output node of the circuit in terms of selected fan node logical states and specified transistor gate signal states.Type: GrantFiled: May 3, 1996Date of Patent: July 6, 1999Assignee: International Business Machines CorporationInventors: Michael T. Dibrino, David M. Wu
-
Patent number: 5581699Abstract: The present invention utilizes a test circuit for receiving a reference clock signal and a sense clock signal and subsequently determining whether or not the reference and sense clock signals are either correct multiples of each other and/or in phase with each other. The test circuit may be located on the same chip with the microprocessor and the clock circuitry. The clock circuitry may include a phase locked loop ("PLL") circuit for receiving the reference clock signal and producing a sense clock signal for use by the remainder of the chip, wherein the sense clock signal is a multiple of the reference clock signal. The test circuit may count the number of cycles of the sense clock signal occurring within a predetermined amount of time, which may be proportional to the reference clock period. Alternatively, the sense clock signal and the reference clock signal may be passed through an XOR circuit and then the number of cycles counted within a predetermined time period.Type: GrantFiled: May 15, 1995Date of Patent: December 3, 1996Assignee: International Business Machines CorporationInventors: Humberto F. Casal, Hehching H. Li, David M. Wu
-
Patent number: 5299136Abstract: Groups of DCVS (Differential Cascode Voltage Switch) circuits are interconnected by single-track data transfer connections. Each group contains one or more DCVS tree circuits, through which data signals propagate only on dual-track connections. In each group, at least one DCVS tree circuit is configured as an input boundary tree, and at least one tree circuit is configured as an output boundary tree. All data inputs externally applied to a group, are transferred only through input boundary trees of the group, and all data outputs transferred out of a group leave the group only through output boundary trees of the group. If a group has only a single tree, that tree serves as input and output boundary tree of the group. Each input boundary tree of each group has one or more associated primary shift register latch (SRL) circuits through which all external data inputs to that tree are transferred. Such external data inputs are received through the single-track connections mentioned above.Type: GrantFiled: June 5, 1991Date of Patent: March 29, 1994Assignee: International Business Machines Corp.Inventors: Jacquelin Babakanian, James W. Davis, Mark S. Garvin, Robert M. Swanson, Nandor G. Thoma, David M. Wu
-
Patent number: 5272397Abstract: Disclosed is a basic DCVS (differential cascode voltage switch) tree construct, which can be used as a uniform basis for constructing DCVS logic circuits, register-latch circuits and circuits which can be conditioned individually to function as either or both DCVS logic and register-latches. In addition to logic and load sections that may be identical to corresponding sections of prior art DCVS trees, this construct contains gating elements for providing unique functions of isolation, precharge support and latch input coupling. The isolation function is used to electrically isolate the logic and load sections from each other, so that each section can be made to operate in a mode which is independent of the other section. The precharge support function allows precharging of circuits in the logic section without involvement of the load section. The latch input coupling function allows signals to be applied to and latched in the load section from a source other than the respective logic section.Type: GrantFiled: March 27, 1992Date of Patent: December 21, 1993Assignee: International Business Machines Corp.Inventors: Imin P. Chen, James W. Davis, Robert M. Swanson, Nandor G. Thoma, David M. Wu
-
Patent number: 5042034Abstract: The present invention implements self testable boundary logic by using a tristate pass gate and a tristate receiver in combination with a linear feedback shift register, a storage register, and level sensitive scan design (LSSD) techniques. The linear feedback shift register (LFSR) shifts data into a storage register which is connected to the data inputs of the boundary logic through the tristate pass gate. The outputs of the tristate input receiver are also connected to the inputs of the boundary logic so that the boundary logic can receive data from both the data input of the integrated circuit (data path) or from the storage register connected to the LFSR. The tristate pass gate and receiver are enabled through a self test signal such that when the pass gate is enabled the receiver is not enabled and vice versa. In this way the boundary logic can only get data from either the storage register or through the receiver but not both.Type: GrantFiled: October 27, 1989Date of Patent: August 20, 1991Assignee: International Business Machines CorporationInventors: Anthony Correale, Jr., Richard M. Doney, Kim E. O'Donnell, Andrew Kegl, Erwin A. Tate, David M. Wu