Patents by Inventor David P. Schultz
David P. Schultz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240045750Abstract: Embodiments herein describe integrity check techniques that are efficient and flexible by using local registers in a segment to store check values which can be used to detect errors in the local configuration data in the same segment. In addition to containing local registers storing the check values, each segment can include a mask register indicated which of the configuration registers should be checked and which can be ignored. Further, the segments can include a next segment register indicating the next segment the check engine should evaluate for errors.Type: ApplicationFiled: August 8, 2022Publication date: February 8, 2024Inventors: Ahmad R. ANSARI, David P. SCHULTZ, Felix BURTON, Jeffrey CUPPETT
-
Publication number: 20240012655Abstract: Embodiments herein describe a distributed configuration system for a configurable device. Instead of relying solely on a central configuration manager to distribute configuration information to various subsystems in the device, the embodiments herein include configuration interface managers (CIM) that are distributed in different regions of the device, whether those regions are in one integrated circuit or include multiple integrated circuits. The embodiments can still use a central configuration manager to distribute configuration information in a device image to the plurality of CIMs, which can then forward the configuration information to their assigned regions.Type: ApplicationFiled: July 11, 2022Publication date: January 11, 2024Inventors: Ahmad R. ANSARI, David P. SCHULTZ
-
Patent number: 11386009Abstract: An example configuration system for a programmable device includes: a configuration memory read/write unit configured to receive configuration data for storage in a configuration memory of the programmable device, the configuration memory comprising a plurality of frames; a plurality of configuration memory read/write controllers coupled to the configuration memory read/write unit; a plurality of fabric sub-regions (FSRs) respectively coupled to the plurality of configuration memory read/write controllers, each FSR including a pipeline of memory cells of the configuration memory disposed between buffers and a configuration memory read/write pipeline unit coupled between the pipeline and a next one of the plurality of FSRs.Type: GrantFiled: October 31, 2019Date of Patent: July 12, 2022Assignee: XILINX, INC.Inventors: David P. Schultz, Weiguang Lu, Karthy Rajasekharan, Shidong Zhou, Michael Tsivyan, Jing Jing Chen, Sourabh Goyal
-
Patent number: 11256520Abstract: Tracing status of a programmable device can include, in response to loading a device image for the programmable device, determining, using a processing unit on the programmable device, trace data for the device image, storing, by the processing unit, the trace data for the device image in a memory, and, in response to unloading the device image, recording the unloading of the device image in the trace data in the memory.Type: GrantFiled: September 18, 2019Date of Patent: February 22, 2022Assignee: Xilinx, Inc.Inventors: David P. Schultz, Adrian M. Hernandez, David Robinson, Elessar Taggart, Max Heimer
-
Patent number: 11169822Abstract: Examples described herein provide for an integrated circuit (IC) having a programmable logic region that is capable of being configured via a programmable network. In an example, an IC includes a programmable logic region, a controller, and a programmable network. The programmable network is connected between the controller and the programmable logic region. The controller is programmed to configure the programmable logic region via the programmable network. In some examples, the programmable logic region can be configured faster, among other benefits.Type: GrantFiled: February 14, 2019Date of Patent: November 9, 2021Assignee: XILINX, INC.Inventors: Rafael C. Camarota, David P. Schultz
-
Publication number: 20210133107Abstract: An example configuration system for a programmable device includes: a configuration memory read/write unit configured to receive configuration data for storage in a configuration memory of the programmable device, the configuration memory comprising a plurality of frames; a plurality of configuration memory read/write controllers coupled to the configuration memory read/write unit; a plurality of fabric sub-regions (FSRs) respectively coupled to the plurality of configuration memory read/write controllers, each FSR including a pipeline of memory cells of the configuration memory disposed between buffers and a configuration memory read/write pipeline unit coupled between the pipeline and a next one of the plurality of FSRs.Type: ApplicationFiled: October 31, 2019Publication date: May 6, 2021Inventors: David P. SCHULTZ, Weiguang LU, Karthy RAJASEKHARAN, Shidong ZHOU, Michael TSIVYAN, Jing Jing CHEN, Sourabh GOYAL
-
Patent number: 10963170Abstract: Embodiments herein describe a reconfigurable integrated circuit (IC) where data can be retained in memory when performing a partial reconfiguration. Partial reconfiguration includes reconfiguring programmable logic in the IC while certain functions of the IC remain operational or active. In one embodiment, the reconfigurable IC includes control logic for saving or retaining data in the IC during a partial reconfiguration. That is, rather than clearing the memory elements, the user can specify that the memory blocks containing certain data should be retained while the other memory blocks can be cleared. In this manner, the data can be retained in the IC during a partial reconfiguration which saves time, power, and cost. Once partial reconfiguration is complete, the newly configured programmable logic can retrieve and process the saved data from the on-chip memory.Type: GrantFiled: January 30, 2019Date of Patent: March 30, 2021Assignee: XILINX, INC.Inventors: Subodh Kumar, David P. Schultz, Weiguang Lu, Michelle Zeng
-
Publication number: 20210081215Abstract: Tracing status of a programmable device can include, in response to loading a device image for the programmable device, determining, using a processing unit on the programmable device, trace data for the device image, storing, by the processing unit, the trace data for the device image in a memory, and, in response to unloading the device image, recording the unloading of the device image in the trace data in the memory.Type: ApplicationFiled: September 18, 2019Publication date: March 18, 2021Applicant: Xilinx, Inc.Inventors: David P. Schultz, Adrian M. Hernandez, David Robinson, Elessar Taggart, Max Heimer
-
Patent number: 10893005Abstract: Examples described herein provide for an electronic circuit, such as a System-on-Chip (SoC), having a Network-on-Chip (NoC). The NoC is configurable and has capabilities to be partially reconfigured. In an example, a NoC on an integrated circuit is configured. Subsystems on the integrated circuit communicate via the NoC. The NoC is partially reconfigured. A first subset of the NoC is reconfigured during the partial reconfiguration, and a second subset of the NoC is capable of continuing to pass communications uninterruptedly during the partial reconfiguration. After the partial reconfiguration, two or more of the subsystems communicate via the first subset of the NoC.Type: GrantFiled: September 17, 2018Date of Patent: January 12, 2021Assignee: XILINX, INC.Inventors: David P. Schultz, Ian A. Swarbrick, Jun Liu, Raymond Kong, Herve Alexanian
-
Patent number: 10824786Abstract: Method, apparatus and computer-readable medium for providing a partial reconfiguration of a reconfigurable module are described. In one example, a method reads a netlist for a design of a circuit comprising a reconfigurable module and sets the reconfigurable module to a first region. The method then generates a second region that encompasses the first region and places the design with the first region. The method routes the design with the second region and generates a partial bitstream for the reconfigurable module.Type: GrantFiled: October 5, 2016Date of Patent: November 3, 2020Assignee: XILINX, INC.Inventors: Jun Liu, Hao Yu, Raymond Kong, David P. Schultz
-
Publication number: 20200264901Abstract: Examples described herein provide for an integrated circuit (IC) having a programmable logic region that is capable of being configured via a programmable network. In an example, an IC includes a programmable logic region, a controller, and a programmable network. The programmable network is connected between the controller and the programmable logic region. The controller is programmed to configure the programmable logic region via the programmable network. In some examples, the programmable logic region can be configured faster, among other benefits.Type: ApplicationFiled: February 14, 2019Publication date: August 20, 2020Applicant: Xilinx, Inc.Inventors: Rafael C. Camarota, David P. Schultz
-
Publication number: 20200241770Abstract: Embodiments herein describe a reconfigurable integrated circuit (IC) where data can be retained in memory when performing a partial reconfiguration. Partial reconfiguration includes reconfiguring programmable logic in the IC while certain functions of the IC remain operational or active. In one embodiment, the reconfigurable IC includes control logic for saving or retaining data in the IC during a partial reconfiguration. That is, rather than clearing the memory elements, the user can specify that the memory blocks containing certain data should be retained while the other memory blocks can be cleared. In this manner, the data can be retained in the IC during a partial reconfiguration which saves time, power, and cost. Once partial reconfiguration is complete, the newly configured programmable logic can retrieve and process the saved data from the on-chip memory.Type: ApplicationFiled: January 30, 2019Publication date: July 30, 2020Applicant: Xilinx, Inc.Inventors: Subodh Kumar, David P. Schultz, Weiguang Lu, Michelle Zeng
-
Patent number: 10680615Abstract: A circuit for configuring function blocks of an integrated circuit device is described. The circuit comprises a processing system; a peripheral interface bus coupled to the processing system; and a function block coupled to the peripheral interface bus, the function block having programming registers and a function block core; wherein the programming registers store data determining a functionality of the function block core and comprise programming control registers enabling a configuration of the function block core using the data. A method of configuring function blocks of an integrated circuit device is also described.Type: GrantFiled: March 27, 2019Date of Patent: June 9, 2020Assignee: XILINX, INC.Inventors: David P. Schultz, Ian A. Swarbrick, Nagendra Donepudi
-
Patent number: 10621129Abstract: A peripheral interconnect for configuring slave endpoint circuits, such as may be in a configurable network, in a system-on-chip (SoC) is described herein. In an example, an apparatus includes a processing system on a chip, a circuit block on the chip, and a configurable network on the chip. The processing system and the circuit block are connected to the configurable network. The configurable network includes a peripheral interconnect. The peripheral interconnect includes a root node and a plurality of switches. The root node and the plurality of switches are connected in a tree topology. First branches of the tree topology are connected to respective slave endpoint circuits of the configurable network. The slave endpoint circuits of the configurable network are programmable to configure the configurable network.Type: GrantFiled: March 27, 2018Date of Patent: April 14, 2020Assignee: XILINX, INC.Inventors: Ian A. Swarbrick, David P. Schultz
-
Publication number: 20200092230Abstract: Examples described herein provide for an electronic circuit, such as a System-on-Chip (SoC), having a Network-on-Chip (NoC). The NoC is configurable and has capabilities to be partially reconfigured. In an example, a NoC on an integrated circuit is configured. Subsystems on the integrated circuit communicate via the NoC. The NoC is partially reconfigured. A first subset of the NoC is reconfigured during the partial reconfiguration, and a second subset of the NoC is capable of continuing to pass communications uninterruptedly during the partial reconfiguration. After the partial reconfiguration, two or more of the subsystems communicate via the first subset of the NoC.Type: ApplicationFiled: September 17, 2018Publication date: March 19, 2020Applicant: Xilinx, Inc.Inventors: David P. Schultz, Ian A. Swarbrick, Jun Liu, Raymond Kong, Herve Alexanian
-
Patent number: 10541686Abstract: A circuit for routing data in an integrated circuit device is described. The circuit comprises an input/output port; an interface circuit coupled to the input/output port and configured to receive data, the interface circuit comprising a selection circuit enabling the selection of the data and a predetermined value; and a control circuit coupled to control the selection circuit; wherein the control circuit holds the input/output port at the predetermined value during a partial reconfiguration of the integrated circuit device in response to a control signal. A method of configuring a circuit for routing data in an integrated circuit device is also described.Type: GrantFiled: November 15, 2018Date of Patent: January 21, 2020Assignee: Xilinx, Inc.Inventors: David P. Schultz, David Robinson, Kusuma Bathala, Wenyi Song
-
Patent number: 10505548Abstract: A multi-chip structure that implements a configurable Network-on-Chip (NoC) for communication between chips is described herein. In an example, an apparatus includes a first chip comprising a first processing system and a first configurable NoC connected to the first processing system, and includes a second chip comprising a second processing system and a second configurable NoC connected to the second processing system. The first and second configurable NoCs are connected together via an external connector. The first and second processing systems are operable to obtain first and second information from off of the first and second chip and configure the first and second configurable NoCs based on the first and second information, respectively. The first and second processing systems are communicatively coupled with each other via the first and second configurable NoCs when the first and second configurable NoCs are configured based on the first and second information, respectively.Type: GrantFiled: May 25, 2018Date of Patent: December 10, 2019Assignee: XILINX, INC.Inventors: Ian A. Swarbrick, Ahmad R. Ansari, David P. Schultz, Kin Yip Sit
-
Publication number: 20190363717Abstract: A multi-chip structure that implements a configurable Network-on-Chip (NoC) for communication between chips is described herein. In an example, an apparatus includes a first chip comprising a first processing system and a first configurable NoC connected to the first processing system, and includes a second chip comprising a second processing system and a second configurable NoC connected to the second processing system. The first and second configurable NoCs are connected together via an external connector. The first and second processing systems are operable to obtain first and second information from off of the first and second chip and configure the first and second configurable NoCs based on the first and second information, respectively. The first and second processing systems are communicatively coupled with each other via the first and second configurable NoCs when the first and second configurable NoCs are configured based on the first and second information, respectively.Type: ApplicationFiled: May 25, 2018Publication date: November 28, 2019Applicant: Xilinx, Inc.Inventors: Ian A. Swarbrick, Ahmad R. Ansari, David P. Schultz, Kin Yip Sit
-
Publication number: 20190303323Abstract: A peripheral interconnect for configuring slave endpoint circuits, such as may be in a configurable network, in a system-on-chip (SoC) is described herein. In an example, an apparatus includes a processing system on a chip, a circuit block on the chip, and a configurable network on the chip. The processing system and the circuit block are connected to the configurable network. The configurable network includes a peripheral interconnect. The peripheral interconnect includes a root node and a plurality of switches. The root node and the plurality of switches are connected in a tree topology. First branches of the tree topology are connected to respective slave endpoint circuits of the configurable network. The slave endpoint circuits of the configurable network are programmable to configure the configurable network.Type: ApplicationFiled: March 27, 2018Publication date: October 3, 2019Applicant: Xilinx, Inc.Inventors: Ian A. Swarbrick, David P. Schultz
-
Patent number: 10305511Abstract: Decompressing a data set includes inputting data units to a decompression circuit and comparing each input data unit to a run value and to a substitute value. In response to the data unit being not equal to the run value or the substitute value, the decompression circuit outputs the value of the input data unit; in response to the input data unit having the run value and a succeeding data unit having a value N not equal to zero or one, the decompression circuit outputs multiple data units having the run value based on the value N; in response to input data unit having the substitute value, the decompression circuit outputs one data unit having the run value; and in response to one input data unit having the run value and a succeeding data unit equal to zero or one, the decompression circuit outputs one data unit of the substitute value.Type: GrantFiled: May 25, 2018Date of Patent: May 28, 2019Assignee: XILINX, INC.Inventors: David P. Schultz, Weiguang Lu, Priyanka Agrawal, Jun Liu, Sourabh Goyal, David Robinson