Patents by Inventor David Paulsen
David Paulsen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240119331Abstract: Physical layouts of Majorana-based qubits for implementations of pentagonal tilings are described. An example quantum device comprises a set of tetrons for enabling Majorana-based qubits. The set of tetrons is arranged in a lattice to allow pentagonal tilings associated with the set of tetrons. The vertices of the pentagonal tilings relate to the qubits and single qubit operations, and the edges of the pentagonal tilings (connecting different vertices) relate to 2-qubit operations acting on a pair of qubits connected by a given edge. As an example, the 1-qubit Pauli measurements relate to the operations performed on the vertices associated with the pentagonal tilings and the 2-qubit measurements relate to the operations performed along the edges of the pentagonal tilings.Type: ApplicationFiled: August 26, 2022Publication date: April 11, 2024Inventors: Parsa BONDERSON, David Alexander AASEN, Christina Paulsen KNAPP
-
Patent number: 10732931Abstract: A negative-operand compatible subtractor circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a difference output node to a voltage proportional to a difference between two received N-bit binary numbers. The subtractor circuit includes two sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The subtractor circuit includes two sets of scaled capacitors, each capacitor of two sets of scaled capacitors electrically connected to the difference output node. Each scaled capacitor has a capacitance equal to 2(n)*a unit capacitance (CUNIT). The subtractor circuit includes a reset circuit configured to draw, in response to a received RESET signal, the difference output node to ground. A control circuit of the subtractor is configured to, in conjunction with the reset circuit, draw the difference output node to a reset voltage.Type: GrantFiled: November 28, 2018Date of Patent: August 4, 2020Assignee: International Business Machines CorporationInventors: Phil Paone, David Paulsen, George Paulik, John E. Sheets, II, Karl Erickson, Gregory J. Uhlmann
-
Patent number: 10671348Abstract: A multiplier circuit can be fabricated within an integrated circuit and can draw a product output node to a voltage proportional to a product of first and second binary numbers received at two sets of inputs. The multiplier circuit includes a first set of scaled capacitors connected to an output of a multiplexor and to a local product output node. Each multiplexor is connected to a second set of scaled capacitors configured to generate an analog voltage in proportion to the value of the first binary number. Each scaled capacitor of first set of scaled capacitors has a capacitance proportional to a significance of a respective bit of the second binary number. The multiplier circuit includes a reference capacitor connected to ground and the product output node, and a reset circuit configured to draw, in response to a RESET signal, the product output node to ground.Type: GrantFiled: October 17, 2018Date of Patent: June 2, 2020Assignee: International Business Machines CorporationInventors: David Paulsen, Phil Paone, George Paulik, John E. Sheets, II, Karl Erickson
-
Publication number: 20200167126Abstract: A negative-operand compatible subtractor circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a difference output node to a voltage proportional to a difference between two received N-bit binary numbers. The subtractor circuit includes two sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The subtractor circuit includes two sets of scaled capacitors, each capacitor of two sets of scaled capacitors electrically connected to the difference output node. Each scaled capacitor has a capacitance equal to 2(n)*a unit capacitance (CUNIT). The subtractor circuit includes a reset circuit configured to draw, in response to a received RESET signal, the difference output node to ground. A control circuit of the subtractor is configured to, in conjunction with the reset circuit, draw the difference output node to a reset voltage.Type: ApplicationFiled: November 28, 2018Publication date: May 28, 2020Inventors: Phil Paone, David Paulsen, George Paulik, John E. Sheets, II, Karl Erickson, Gregory J. Uhlmann
-
Patent number: 10658993Abstract: A multiplier circuit can be fabricated within an integrated circuit and can draw a product output node to a voltage proportional to a product of first and second binary numbers received at two sets of inputs. The multiplier circuit includes a set of scaled capacitors, each capacitor of the set connected to an output of a multiplexor and to a local product output node. Each multiplexor is connected to the output of a multiplexor configured to generate an analog voltage in proportion to the value of the first binary number. Each scaled capacitor has a capacitance proportional to a significance of a respective bit of the second binary number. The multiplier circuit includes a reference capacitor connected to ground and the product output node, and a reset circuit configured to draw, in response to a RESET signal, the product output node to ground.Type: GrantFiled: October 17, 2018Date of Patent: May 19, 2020Assignee: International Business Machines CorporationInventors: David Paulsen, Phil Paone, George Paulik, John E. Sheets, II, Karl Erickson
-
Publication number: 20200125328Abstract: A multiplier circuit can be fabricated within an integrated circuit and can draw a product output node to a voltage proportional to a product of first and second binary numbers received at two sets of inputs. The multiplier circuit includes a first set of scaled capacitors connected to an output of a multiplexor and to a local product output node. Each multiplexor is connected to a second set of scaled capacitors configured to generate an analog voltage in proportion to the value of the first binary number. Each scaled capacitor of first set of scaled capacitors has a capacitance proportional to a significance of a respective bit of the second binary number. The multiplier circuit includes a reference capacitor connected to ground and the product output node, and a reset circuit configured to draw, in response to a RESET signal, the product output node to ground.Type: ApplicationFiled: October 17, 2018Publication date: April 23, 2020Inventors: David Paulsen, Phil Paone, George Paulik, John E. Sheets, II, Karl Erickson
-
Publication number: 20200127626Abstract: A multiplier circuit can be fabricated within an integrated circuit and can draw a product output node to a voltage proportional to a product of first and second binary numbers received at two sets of inputs. The multiplier circuit includes a set of scaled capacitors, each capacitor of the set connected to an output of a multiplexor and to a local product output node. Each multiplexor is connected to the output of a multiplexor configured to generate an analog voltage in proportion to the value of the first binary number. Each scaled capacitor has a capacitance proportional to a significance of a respective bit of the second binary number. The multiplier circuit includes a reference capacitor connected to ground and the product output node, and a reset circuit configured to draw, in response to a RESET signal, the product output node to ground.Type: ApplicationFiled: October 17, 2018Publication date: April 23, 2020Inventors: David Paulsen, Phil Paone, George Paulik, John E. Sheets, II, Karl Erickson
-
Patent number: 10592209Abstract: A multiplier circuit can be fabricated within an integrated circuit and can draw a product output node to a voltage proportional to a product of two received binary numbers. The multiplier circuit includes two sets of inputs that receive binary numbers. The multiplier circuit includes a set of scaled capacitors, each capacitor of the set connected to an output of an AND gate and to a local product output node. Each AND gate is connected to a unique pair of bits, one bit from each of the two binary numbers. Each scaled capacitor has a capacitance proportional to a product term generated by the corresponding AND gate. The multiplier circuit includes a reference capacitor connected to ground and the product output node, and a reset circuit configured to draw, in response to a RESET signal, the product output node to ground.Type: GrantFiled: October 17, 2018Date of Patent: March 17, 2020Assignee: International Business Machines CorporationInventors: David Paulsen, Phil Paone, George Paulik, John E. Sheets, II, Karl Erickson
-
Patent number: 10587282Abstract: An adder circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a sum output node to a voltage proportional to a sum of received N-bit binary numbers. The adder circuit includes sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The adder circuit includes sets of scaled capacitors, each capacitor connected to an nth input of the corresponding set of N inputs and to the sum output node. Each scaled capacitor has a capacitance equal to 2(n)*a unit capacitance (CUNIT). The adder circuit includes a reference capacitor connected to ground and the sum output node, and a reset circuit configured to draw, in response to a received RESET signal, the sum output node to ground.Type: GrantFiled: May 10, 2019Date of Patent: March 10, 2020Assignee: International Business Machines CorporationInventors: David Paulsen, Phil Paone, John E. Sheets, II, George Paulik, Karl Erickson, Gregory J. Uhlmann
-
Patent number: 10566987Abstract: A subtractor circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a difference output node to a voltage proportional to a difference between two received N-bit binary numbers. The subtractor circuit includes sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The subtractor circuit includes two sets of scaled capacitors, each capacitor of one set connected to an nth input of the corresponding set of N inputs and to the difference output node. Each scaled capacitor has a capacitance equal to 2(n)*a unit capacitance (CUNIT). The subtractor circuit includes a reference capacitor connected to ground and the difference output node, and a reset circuit configured to draw, in response to a received RESET signal, the difference output node to ground.Type: GrantFiled: May 10, 2019Date of Patent: February 18, 2020Assignee: International Business Machines CorporationInventors: David Paulsen, Phil Paone, John E. Sheets, II, George Paulik, Karl Erickson, Gregory J. Uhlmann
-
Publication number: 20190393886Abstract: A subtractor circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a difference output node to a voltage proportional to a difference between two received N-bit binary numbers. The subtractor circuit includes sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The subtractor circuit includes two sets of scaled capacitors, each capacitor of one set connected to an nth input of the corresponding set of N inputs and to the difference output node. Each scaled capacitor has a capacitance equal to 2(n)*a unit capacitance (CUNIT). The subtractor circuit includes a reference capacitor connected to ground and the difference output node, and a reset circuit configured to draw, in response to a received RESET signal, the difference output node to ground.Type: ApplicationFiled: May 10, 2019Publication date: December 26, 2019Inventors: David Paulsen, Phil Paone, John E. Sheets, II, George Paulik, Karl Erickson, Gregory J. Uhlmann
-
Publication number: 20190393885Abstract: An adder circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a sum output node to a voltage proportional to a sum of received N-bit binary numbers. The adder circuit includes sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The adder circuit includes sets of scaled capacitors, each capacitor connected to an nth input of the corresponding set of N inputs and to the sum output node. Each scaled capacitor has a capacitance equal to 2(n)*a unit capacitance (CUNIT). The adder circuit includes a reference capacitor connected to ground and the sum output node, and a reset circuit configured to draw, in response to a received RESET signal, the sum output node to ground.Type: ApplicationFiled: May 10, 2019Publication date: December 26, 2019Inventors: David Paulsen, Phil Paone, John E. Sheets, II, George Paulik, Karl Erickson, Gregory J. Uhlmann
-
Patent number: 10367520Abstract: A subtractor circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a difference output node to a voltage proportional to a difference between two received N-bit binary numbers. The subtractor circuit includes sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The subtractor circuit includes two sets of scaled capacitors, each capacitor of one set connected to an nth input of the corresponding set of N inputs and to the difference output node. Each scaled capacitor has a capacitance equal to 2(n)*a unit capacitance (CUNIT). The subtractor circuit includes a reference capacitor connected to ground and the difference output node, and a reset circuit configured to draw, in response to a received RESET signal, the difference output node to ground.Type: GrantFiled: June 26, 2018Date of Patent: July 30, 2019Assignee: International Business Machines CorporationInventors: David Paulsen, Phil Paone, John E. Sheets, II, George Paulik, Karl Erickson, Gregory J. Uhlmann
-
Patent number: 10348320Abstract: An adder circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a sum output node to a voltage proportional to a sum of received N-bit binary numbers. The adder circuit includes sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number “n.” The adder circuit includes sets of scaled capacitors, each capacitor connected to an nth input of the corresponding set of N inputs and to the sum output node. Each scaled capacitor has a capacitance equal to 2(n)* a unit capacitance (CUNIT). The adder circuit includes a reference capacitor connected to ground and the sum output node, and a reset circuit configured to draw, in response to a received RESET signal, the sum output node to ground.Type: GrantFiled: June 26, 2018Date of Patent: July 9, 2019Assignee: International Business Machines CorporationInventors: David Paulsen, Phil Paone, John E. Sheets, II, George Paulik, Karl Erickson, Gregory J. Uhlmann
-
Patent number: 9646298Abstract: Techniques for detecting the presence of a tag are described. According to one aspect of the present invention, a plurality of devices are deployed around an establishment, each of the devices is executing a client module to communicate with a server and receive a broadcast from a tag attached to an object (e.g., a human being or an item). As the object approaches to a device, the broadcast from the tag is received by a device that reports to the server. As a result, the server executing a server module can determine a movement trajectory of the object from those devices that have received the broadcast from the tag. One embodiment of the present invention can be used to track an asset or facilitate a location-based service to a user wearing the tag.Type: GrantFiled: July 30, 2015Date of Patent: May 9, 2017Assignee: Doorga Inc.Inventors: Charles Matthew Corbalis, Michael Edward Matthys, David Paulsen, Charles M. Robidart, Jr.
-
Publication number: 20160050530Abstract: Techniques for detecting the presence of a tag are described. According to one aspect of the present invention, a plurality of devices are deployed around an establishment, each of the devices is executing a client module to communicate with a server and receive a broadcast from a tag attached to an object (e.g., a human being or an item). As the object approaches to a device, the broadcast from the tag is received by a device that reports to the server. As a result, the server executing a server module can determine a movement trajectory of the object from those devices that have received the broadcast from the tag. One embodiment of the present invention can be used to track an asset or facilitate a location-based service to a user wearing the tag.Type: ApplicationFiled: July 30, 2015Publication date: February 18, 2016Inventors: Charles Matthew Corbalis, Michael Edward Matthys, David Paulsen, Charles M. Robidart, JR.
-
Publication number: 20160048878Abstract: Designs of a tag are described. Relevant parameters of the tag can be selected and determined via a device (e.g., a mobile device) running the client module in a predefined mode. Not only is the transmission power controlled to a small amount for detection of a nearby device, but the tag also operates periodically (e.g., every 2 or 10 seconds) to preserve the power driving it. The tag generates a transmission signal in compliance with a wireless technology standard so that the transmission signal can be received by a commonly-used device (e.g., a smartphone). In addition, for simplicity, the tag is not designed as a transceiver but operates as a transmitter only.Type: ApplicationFiled: July 30, 2015Publication date: February 18, 2016Inventors: Charles Matthew Corbalis, Michael Edward Matthys, David Paulsen, Charles M. Robidart, JR.
-
Publication number: 20160048827Abstract: Techniques for enabling micro-proximity location, detection and services are described. One embodiment of the present invention pertains to location and micro-proximity services technology in conjunction with fixed or mobile devices using a type of low energy signals (e.g., Bluetooth Low Energy (BLE) technology). With the detected location before a specific object, various proximity services may be customized with respect to the specific object.Type: ApplicationFiled: July 30, 2015Publication date: February 18, 2016Inventors: Charles Matthew Corbalis, Michael Edward Matthys, David Paulsen, Charles M. Robidart, Jr.
-
Publication number: 20150275822Abstract: A system including a supercharged pulse jet engine is disclosed for the separation of a processing fluid. The system may include a rotary valve for introducing pockets of compressed air into the combustion chamber of the engine. Conditions of combustion may be adjusted in order to create “squared waves” within the exhaust to aid in separation. The processing fluid may be introduced into the exhaust stream of the engine, which may vaporize the process fluid, allowing compounds dissolved or suspended to be separated therefrom. The system may include a heat recovery system for pretreating the process fluid to conserve energy. Additionally, one or more separation elements such as an auger, a conveyor, a dust collector, a cyclone, or the like may be used to collect compounds separated from the process fluid. A condenser may be used to collect the fluid portion of the process fluid after separation.Type: ApplicationFiled: March 23, 2015Publication date: October 1, 2015Inventors: James Clinton Furness, JR., David Adam Brentzel, Paul David Paulsen, James J. Powers, IV
-
Patent number: 8708947Abstract: The present disclosure is directed to alleviating the uncomfortable and unpleasant sensations that may accompany insertion and removal of personal care devices. Specifically, the present disclosure is directed to a personal care device that includes a moisture-activated composition that becomes lubricious only upon contact with moisture, such as from mucosal surfaces in the body.Type: GrantFiled: February 24, 2011Date of Patent: April 29, 2014Assignee: Kimberly-Clark Worldwide, Inc.Inventors: Jeremy David Paulsen, Scott W. Wenzel, Thomas W. Van Den Bogart, Jeffery Richard Seidling