Patents by Inventor David Rennie
David Rennie has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240004303Abstract: The present invention relates to a composition including at least one sulfosalicylic acid having structure (I), or its hydrate, and mixtures thereof and a sulfosalicylic acid having structure (I), or its hydrate, a primary solvent selected from acetone, and methyl ethyl ketone, or a mixture of these solvents, an optionally a secondary solvent which is a glycolic derivative, or a mixture of at least two glycolic derivatives, and an optional surfactant.Type: ApplicationFiled: December 13, 2021Publication date: January 4, 2024Inventors: Hengpeng WU, David RENNIE
-
Patent number: 9401199Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary core storage nodes and complementary outer storage nodes. The outer storage nodes act to limit feedback between the core storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the core storage nodes act to limit feedback between the outer storage nodes with the same effect. This cell has advantages compared with other robust storage cells in that there are only two paths between the supply voltage and ground which limits the leakage power. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: GrantFiled: June 24, 2014Date of Patent: July 26, 2016Assignee: Tiraboschi Services, LLCInventors: David Rennie, Manoj Sachdev
-
Publication number: 20140307503Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary core storage nodes and complementary outer storage nodes. The outer storage nodes act to limit feedback between the core storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the core storage nodes act to limit feedback between the outer storage nodes with the same effect. This cell has advantages compared with other robust storage cells in that there are only two paths between the supply voltage and ground which limits the leakage power. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: ApplicationFiled: June 24, 2014Publication date: October 16, 2014Inventors: David Rennie, Manoj Sachdev
-
Patent number: 8760912Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary core storage nodes and complementary outer storage nodes. The outer storage nodes act to limit feedback between the core storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the core storage nodes act to limit feedback between the outer storage nodes with the same effect. This cell has advantages compared with other robust storage cells in that there are only two paths between the supply voltage and ground which limits the leakage power. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: GrantFiled: January 28, 2013Date of Patent: June 24, 2014Assignee: Tiraboschi Services, LLCInventors: David Rennie, Manoj Sachdev
-
Publication number: 20130265819Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary core storage nodes and complementary outer storage nodes. The outer storage nodes act to limit feedback between the core storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the core storage nodes act to limit feedback between the outer storage nodes with the same effect. This cell has advantages compared with other robust storage cells in that there are only two paths between the supply voltage and ground which limits the leakage power. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: ApplicationFiled: January 28, 2013Publication date: October 10, 2013Inventors: David Rennie, Manoj Sachdev
-
Patent number: 8488403Abstract: An offset cancellation scheme for sense amplification is described. The scheme consists of group of transistors which are selectively coupled to high and low voltage levels via multi-phase timing. This results in a voltage level on sensing nodes of interest which are a function of transistor mismatch. The resulting voltage levels act to compensates for the transistor mismatch, thereby improving the reliability of the sense amplifier in the presence of process non-idealities. The offset cancellation scheme is applicable to numerous types of sense amplifiers, amplifiers, and comparators.Type: GrantFiled: April 8, 2010Date of Patent: July 16, 2013Inventors: Manoj Sachdev, Mohammad Sharifkhani, Jaspal Singh Shah, David Rennie
-
Patent number: 8363455Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary core storage nodes and complementary outer storage nodes. The outer storage nodes act to limit feedback between the core storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the core storage nodes act to limit feedback between the outer storage nodes with the same effect. This cell has advantages compared with other robust storage cells in that there are only two paths between the supply voltage and ground which limits the leakage power. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: GrantFiled: December 4, 2009Date of Patent: January 29, 2013Inventors: David Rennie, Manoj Sachdev
-
Patent number: 8164943Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary lower storage nodes and complementary upper storage nodes. The upper storage nodes act to limit feedback between the lower storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the lower storage nodes act to limit feedback between the upper storage nodes with the same effect. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: GrantFiled: March 30, 2010Date of Patent: April 24, 2012Inventors: Manoj Sachdev, David Rennie
-
Publication number: 20110298496Abstract: A sense amplifier for use in a memory array having a plurality of memory cells is provided. The sense amplifier provides low power dissipation, rapid sensing and high yield sensing operation. The inputs to the sense amplifier are the differential bitlines of an SRAM column, which are coupled to the sense amplifier via the sources of two PMOS transistors. A CMOS latching element comprised of two NMOS transistors and the aforementioned PMOS transistors act to amplify any difference between the differential bitline voltages and resolve the output nodes of the sense amplifier to a full swing value. The latching element is gated with two additional PMOS transistors which act to block the latching operation until the sense amplifier is enabled. One or more equalization transistors ensure the latch remains in the metastable state until it is enabled. Once the latch has resolved it consumes no DC power, aside from leakage.Type: ApplicationFiled: June 2, 2011Publication date: December 8, 2011Inventors: David Rennie, Manoj Sachdev
-
Patent number: 8072797Abstract: A Static Random Access Memory (SRAM) cell without dedicated access transistors is described. The SRAM cell comprises a plurality of transistors configured to provide at least a pair of storage nodes for storing complementary logic values represented by corresponding voltages. The transistors comprise at least one bitline transistor, at least on wordline transistor and at least two supply transistors. The bitline transistor is configured to selectively couple one of the storage nodes to at least one corresponding bitline, the bitline for being shared by SRAM cells in one of a common row or column. The wordline transistor is configured to selectively couple another of the storage nodes to at least one corresponding wordline, the wordline for being shared by SRAM cells in the other of the common row or column. The supply transistors are configured to selectively couple corresponding ones of the storage nodes to a supply voltage.Type: GrantFiled: June 30, 2009Date of Patent: December 6, 2011Assignee: Certichip Inc.Inventors: Manoj Sachdev, David Rennie
-
Publication number: 20110255359Abstract: An offset cancellation scheme for sense amplification is described. The scheme consists of group of transistors which are selectively coupled to high and low voltage levels via multi-phase timing. This results in a voltage level on nodes of interest which are a function of transistor mismatch. The resulting voltage levels act to compensates for the transistor mismatch, thereby improving the reliability of the sense amplifier in the presence of process non-idealities. The offset cancellation scheme is applicable to numerous types of sense amplifiers.Type: ApplicationFiled: April 8, 2010Publication date: October 20, 2011Inventors: Manoj Sachdev, Mohammad Sharifkhani, Jaspal Singh Shah, David Rennie
-
Publication number: 20100246242Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary lower storage nodes and complementary upper storage nodes. The upper storage nodes act to limit feedback between the lower storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the lower storage nodes act to limit feedback between the upper storage nodes with the same effect. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: ApplicationFiled: March 30, 2010Publication date: September 30, 2010Inventors: Manoj Sachdev, David Rennie
-
Publication number: 20100195374Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary core storage nodes and complementary outer storage nodes. The outer storage nodes act to limit feedback between the core storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the core storage nodes act to limit feedback between the outer storage nodes with the same effect. This cell has advantages compared with other robust storage cells in that there are only two paths between the supply voltage and ground which limits the leakage power. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: ApplicationFiled: December 4, 2009Publication date: August 5, 2010Inventors: David Rennie, Manoj Sachdev
-
Publication number: 20100110773Abstract: A Static Random Access Memory (SRAM) cell without dedicated access transistors is described. The SRAM cell comprises a plurality of transistors configured to provide at least a pair of storage nodes for storing complementary logic values represented by corresponding voltages. The transistors comprise at least one bitline transistor, at least on wordline transistor and at least two supply transistors. The bitline transistor is configured to selectively couple one of the storage nodes to at least one corresponding bitline, the bitline for being shared by SRAM cells in one of a common row or column. The wordline transistor is configured to selectively couple another of the storage nodes to at least one corresponding wordline, the wordline for being shared by SRAM cells in the other of the common row or column. The supply transistors are configured to selectively couple corresponding ones of the storage nodes to a supply voltage.Type: ApplicationFiled: June 30, 2009Publication date: May 6, 2010Inventors: Manoj Sachdev, David Rennie
-
Patent number: 7348821Abstract: A device includes a first circuit having rows and columns of delay cells to generate delayed signals based on an input signal. The delayed signals are selectable and have a different delay from one another with respect to the input signal. The device is programmable based on a delay code. Different values of the delay code allow the device to select different delayed signals. The device may select one of the delayed signals from the first circuit for use as a timing signal in a second circuit of the device. The device may also use the delayed signals from the first circuit to evaluate a clock and data recovery circuit. In an embodiment, the circuits may be located on a single die.Type: GrantFiled: September 22, 2004Date of Patent: March 25, 2008Assignee: Intel CorporationInventors: Jianping Xu, KyeHyung Lee, Fabrice Paillet, David Rennie, Tanay Karnik
-
Publication number: 20080035544Abstract: An adapter apparatus is provided for use in mounting two oil filter cartridges on an engine. The adapter apparatus includes a manifold for interconnecting the oil filters, and for allowing oil to flow in series through the oil filters and an engine. The manifold includes a metal manifold block having an outer face, an inner face, and at least one lateral edge with a plurality of cooling fins thereon. The manifold block has a plurality of hollow flow passages formed therein to route oil therethrough. Two sleeve fittings are attached to the manifold block, and each of the sleeve fittings has male threads formed on an outer surface thereof. Each of the sleeve fittings threadably receives one of the oil filters thereon. The apparatus also includes inlet and outlet tubes attached to the block body, for respectively routing oil to and away from the adapter apparatus.Type: ApplicationFiled: August 3, 2007Publication date: February 14, 2008Inventor: David Rennie
-
Publication number: 20060183055Abstract: An improved method of forming a feature in a semiconductor substrate is described. The method comprises the steps of forming a porous dielectric layer on a substrate; removing a first portion of the porous dielectric layer to form a first etched region; filling the first etched region with a porous sacrificial light absorbing material having dry etch properties similar to those of the porous dielectric layer; removing a portion of the porous sacrificial light absorbing material and a second portion of the porous dielectric layer to form a second etched region; and removing the remaining portions of the porous sacrificial light absorbing material by employing a process, wherein the porous sacrificial light absorbing material has an etch rate greater than that of the porous dielectric layer in the process.Type: ApplicationFiled: February 8, 2006Publication date: August 17, 2006Inventors: Mark O'Neill, Scott Weigel, David Rennie, David Roberts, Eugene Karwacki, James Mac Dougall
-
Patent number: 7088191Abstract: According to some embodiments, a circuit includes a delay stage of a ring oscillator. The delay stage may include a first differential pair, a second differential pair, and a third differential pair. The first differential pair may be coupled to a first current-steering circuit, receive a differential input signal, and output a first differential signal. The second differential pair may receive the differential input signal and output a second differential signal, and the third differential pair may be coupled to a second current-steering circuit, receive the second differential signal from the second differential pair, and output the first differential signal. An amount of delay between the differential input signal and the first differential signal is based on relative amounts of current steered by the first current-steering circuit and the second current-steering circuit.Type: GrantFiled: September 29, 2004Date of Patent: August 8, 2006Assignee: Intel CorporationInventors: Fabrice Paillet, David Rennie, Tanay Karnik, Jianping Xu
-
Publication number: 20060170481Abstract: In general, in one aspect, the disclosure describes an apparatus for shifting a low swing signal. The apparatus includes a first pair of transistors to receive a first input signal and a second input signal and to generate a first output signal that is a shifted version of the first input signal. The apparatus further includes a second pair of transistors to receive the first input signal and the second input signal and to generate a second output signal that is a shifted version of the second input signal.Type: ApplicationFiled: January 31, 2005Publication date: August 3, 2006Inventors: Fabrice Paillet, David Rennie, Tanay Karnik, Jianping Xu
-
Publication number: 20060071722Abstract: According to some embodiments, a circuit includes a delay stage of a ring oscillator. The delay stage may include a first differential pair, a second differential pair, and a third differential pair. The first differential pair may be coupled to a first current-steering circuit, receive a differential input signal, and output a first differential signal. The second differential pair may receive the differential input signal and output a second differential signal, and the third differential pair may be coupled to a second current-steering circuit, receive the second differential signal from the second differential pair, and output the first differential signal. An amount of delay between the differential input signal and the first differential signal is based on relative amounts of current steered by the first current-steering circuit and the second current-steering circuit.Type: ApplicationFiled: September 29, 2004Publication date: April 6, 2006Inventors: Fabrice Paillet, David Rennie, Tanay Karnik, Jianping Xu