Abstract: An apparatus and method for a controlled current source are provided. The apparatus may include at least one current cell. Each current cell includes first, second and third transistors. The first transistor can be configured as a switch transistor. The second transistor can be configured as a current controller and can be coupled in series with the first transistor. The third transistor has a gate and a substrate coupled to a gate and a substrate of the second transistor, respectively. The drain and source of the third transistor can be coupled to a second input configured to receive a second signal that is a compliment of a first signal received at an input of the first transistor.

Abstract: In one embodiment, a method is provided. In the method of this embodiment, a first range of amplitudes may be selected from a plurality of ranges of amplitudes. The first range of amplitudes may include a first amplitude of a signal received via a communication medium. The method of this embodiment may also include selecting a second amplitude of a signal to be transmitted via the communication medium. The second amplitude may be included in a second range of amplitudes included in the plurality of ranges of amplitudes. The second amplitude may be selected based, at least in part, upon the selected first range of amplitudes. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.

Abstract: According to some embodiments, an integrated circuit is powered with link pulse energy.

Abstract: A CMOS circuit maintains a constant slew rate over a range of environmental or process conditions. The circuit includes an output stage having a slew rate that is a function of the switching characteristic of the output stage and a bias current. A current adjustment stage adjusts the bias current in view of the switching characteristic to maintain a substantially constant slew rate. The slew rate of the output stage may be tuned to a desired level. A clamp may also be used to limit the voltage variations at the output stage.

Abstract: A phase-locked loop circuit is disclosed which exhibits a wide capture range and a low quality factor (Q) to prevent ringing and improve stability without adding area, increasing power consumption or increasing noise levels. The phase-locked loop includes a comparator to generate an error signal, an oscillator which generates an output signal in response to a control signal and a loop filter which generates the control signal based on the error signal. The loop filter includes a first integrator operatively coupled through a threshold limit detector to a second integrator. The threshold limit detector supplies an electric charge to the second integrator only when the first integrator is proximate to either an upper limit or a lower limit of the first integrator's operating range. The oscillator generates the output signal which tracks the input reference signal frequency as an integer multiple of the input reference signal frequency.